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In 1966 at the University of Illinois, Professors D„ L. Bitzer and 
H. G. Slottow announced the invention of a flat, multi-cell, gas discharge 
display with inherent memory» The device, called the Plasma Display Panel, 
is a high density matrix of bistable, light, emitting gas discharge elements 
with the capability of being randomly written or erased» Although the 
principal application of the Plasma Display technique is the visual display 
of digital information, considerable interest is developing in the appli­
cation of the technique to several types of general computer and computer 
terminal memory systems» The object of the research and development described 
in this thesis was to determine the feasibility of using the Plasma Display 
technique in read/write memory system applications»
Bitzer and Slottow, the Directors of the University of Illinois Plasma 
Display Program and the device inventors, conceived the original ideas of 
data write-in and read-out which form the fundamental basis of the Plasma 
Display memory system concepts» However, the steps necessary to progress 
from these basic concepts to the determination of memory system feasibility 
involved a significant amount of original device research and required the 
solution of a number of important development problems» Several of these 
development problems were related to the realization of economically desirable 
matrix drive systems»
The research described in this thesis has contributed to three areas 
of Plasma Display technology. First, the feasibility of using a Plasma
Display panel as a read/write memory device was established through the 
successful development of a prototype system. Second, the fundamental 
device research associated with establishing feasibility provided a further 
understanding of the properties of the device, and, as a result, contributed 
to the formation of device models which are presently being used to design 
electronic drive and sensing systems. Third, the results of the device 
research led to the conceptual design of several specific Plasma Display 
memory systems; these systems may provide economically desirable solutions 
to several existing computer system design problems.
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CHAPTER 1„
Introduction
In 1966 at the University of Illinois, Professors D„ L. Bitzer and 
H. G» Slottow announced the invention of a flat, multi-cell, gas discharge 
display with inherent memory0 The device, called the Plasma Display Panel, 
is a high density matrix of bistable, light emitting gas discharge elements 
with the capability of being randomly written or erased» Although the prin­
cipal application of the Plasma Display technique is the visual display of 
digital information, considerable interest is developing in the application 
of the technique to several types of general computer and computer terminal 
memory systems« The object of the research and development described in 
this thesis was to determine the feasibility of using the Plasma Display 
technique in read/write memory system applications„
The University of Illinois has led a large effort in Plasma Display 
research and development since the inception of the program in 1964« 
Currently the program includes work in such areas as advanced device model­
ing, electronic drive circuit development for display applications, experi­
mental panel structure fabrication and testing, grey scale, color, and the 
investigation of external write-in techniques»
The soundness and simplicity of the Plasma Display approach to digital 
display stimulated considerable interest throughout the world, and as early 
as 1966 a number of industrial organizations initiated their own research 
programso The first company, and probably the most serious to enter this 
field was the Owens-Illinois Glass Company of Toledo, OhiOo Since the
2Spring of 1966 the Owens-Illinois Corporation has maintained a continuous 
and growing program in both device fabrication and drive circuit development.
Owens-Illinois and the University of Illinois have developed a close 
working relationship which has accelerated the rate of device and system 
development in many of the programs. Owens-Illinois has drawn on their 
extensive glass technology to solve fabrication problems and through their 
research on the underlying physics have been successful in both lowering 
operating voltages and in enhancing brightness. At the University of Illi­
nois a basic understanding of the properties of the device has been reached 
which has led to the development of effective and economical circuits for 
sustaining and changing images on the Plasma Display Panel. The present 
state of device development is in part indicated by the photograph of 
Figure 1.1 which shows the appearance of computer generated information 
displayed on a Digivue* panel. During the early‘1970's, as high quality 
glass panels become available to research and development installations 
throughout the country, there promises to be a considerable increase in 
development activities associated with Plasma Display matrix drive circuitry, 
with basic Plasma Display computer terminals, and with the extension of the 
technique to more complex display and memory devices.
Bitzer and Slottow, the Directors of the University of Illinois Plasma 
Display Program and the device inventors, conceived the original ideas of 
data write-in and read-out which form the fundamental basis of the Plasma 
Display memory system concepts tu. However, the steps necessary to progress
*k Trademark of Owens-Illinois, Inc.
3Display Specifications: Type - Digivue
Matrix size - 128 x 128 lines
Linear Density - 33 1/3 lines/inch
Spot Brightnesss - «80 - 100 ft - lamberts
Figure 1.1
Computer Generated Information Displayed on a Digivue Panel
4from these basic concepts to the determination of memory system feasibility 
involved a significant amount of original device research and required the 
solution of a number of important development problems. Several of these 
development problems were related to the realization of economically 
desirable matrix drive systems required for porposed memory systems as 
well as for digital display systems.
The research described in this thesis has contributed to three areas 
of Plasma Display technology. First, the feasibility of using a Plasma 
Display panel as a read/write memory device was established through the 
successful development of a prototype system. Second, the fundamental 
device research associated with establishing feasibility provided a further 
understanding of the properties of the device and, as a result, contributed 
to the formation of device models which are presently being used to design 
electronic drive and sensing systems. Third, the results of the device 
research led to the conceptual design of several specific Plasma Display 
memory systems; these systems may provide economically desirable solutions 
to several existing computer system design problems.
The thesis itself is organized according to the following major divisions
1. A review of the Plasma Display device and a discussion of 
the motivation behind the memory system feasibility study 
and the related research.
2. A discussion of the basic concepts and of the device models 
which are currently being used for Plasma Display system 
des ign.
3. A discussion of basic memory system operations as they 
apply to the Plasma Display device.
r5
4. A description of the experimental memory system being used 
for fundamental experiments to determine device character­
istics and for testing proposed memory system concepts.
5. A discussion and evaluation of device and system experi­
ments .
6» A description of four experimental memory system concepts.
7. Conclusions drawn from the research and suggested directions 
for future research.
6CHAPTER 2.
The Plasma Display Panel and Its Application 
to Computer Memory Systems
2„1 A Technical. Review of the Plasma Display Device
2ol.l Fundamental Device Characteristics
Structurally, the Plasma Display Panel is a rectangular array 
of gas discharge cells that are separated from the orthogonal 
exciting electrodes by layers of dielectric material. Figure 2.1 
and Figure 2.2 show two structural arrangements that are used to 
form large, high density Plasma Display arrays [2,3]. In the most 
basic application of the device, i.e., a two-level digital display, 
the entire array of elements is excited by one alternating voltage 
signal which, by itself is of insufficient magnitude to ignite gas 
discharges in any of the elements. If, however, the walls of an 
element are appropriately charged, as a result of a previous dis­
charge, the voltage across the element will be augmented, and a new 
discharge can be ignited. Electrons and ions again flow to the 
dielectric walls extinguishing the discharge; however on the 
following half cycle the charge again augments the external voltage 
and makes possible another discharge in the opposite direction. In 
this way a sequence of electrical discharges, once started, can be 
sustained by an alternating voltage signal, that, by itself, could 
not initiate that sequence.
7Transparent
Electrodes
Perforated
Glass
Dielectric
Glass
Dielectric
Gas
Cavity
Figure 2.1
A Plasma Display Element Array Structure 
(For structure specifications see Ref. [2])
Base Substrate 
1/4" Glass
Figure 2.2
A Plasma Display Element Array Structure (Digivue) 
(For structure specifications see Ref. L3J)
8Classically, elements of the array in the "0" or "OFF" state 
are characterized by the absence of a discharge sequence and there­
fore the absence of light output from those elements. Elements in 
the "1" or "ON" state are characterized by a sequence of pulse dis­
charges and associated light pulses which occur once each half 
cycle of the exciting voltage. The stability characteristics and 
non-linear switching properties of these bistable elements are such 
that the state of any element in the array can be changed by se­
lective application of coincident address voltages to the appropriate 
electrodes. The address voltages, by controlling discharge inten­
sity, accomplish selective state changes by perturbing only the wall 
voltage of the element being addressed. Figure 2.3 illustrates the 
exciting voltage, wall voltage, and light output configurations of 
the classical "0N"/"0FF" mode of operation. A detailed model of 
the Plasma Display element bistability is discussed in Chapter 3.
2.1.2 Digital Display Applications
The development of the Plasma Display Panel was motivated by 
the anticipated needs of the PLATO computer-based education system 
at the University of Illinois [4]. The inherent memory character­
istic of the Plasma Display simplifies many of the system design 
parameters which are associated with the support of large numbers 
of alphanumeric, graphical display terminals from one large central 
processing unit. Recent technical advances at the University of 
Illinois and at Owens-Illinois, Incorporated, indicate that a low
-vs(max)
0
Light Output State 0
---------Wall Voltage - State 0
("Off" State)
---------Wall Voltage - State 1
("On" State)
-------- Sustain Voltage
CP-311
Figure 2.3
Voltage and Light Output Configurations 
of the Classical "ON"/"OFF" Mode
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cost, digital display terminal which utilizes the Plasma Display is 
realizable. This terminal, in many cases, will include the facility 
for superposition of computer generated graphics and photographic 
material. This superposition is accomplished by rear projection 
of the photographic images upon the surface of the panel. An 
example of image superposition is presented in Figure 2.4. In 
addition, the principles of the Plasma Display are being extended 
to provide large, high density arrays which will include color and 
grey scale display capability [5],
2.2 The Application of the Plasma Display Panel to Read/Write Computer 
Memory Systems
Although the principal application of the Plasma Display technique 
is the visual display of digital information, with inherent memory, 
considerable interest is developing in electronic sensing techniques 
which will enable the plasma Display device to function as a general 
read/write computer memory. One result of this thesis investigation 
is that through selective excitation of cells in a plasma display 
panel, a digital computer can extract cell state information from the 
elements of the panel by appropriate detection of discharge light 
emission or detection of discharge conduction current.
Motivation for further development of computer read-out techniques 
on the Plasma Display device is both technical and economic in nature. 
For many applications, considerable enhancement of computer terminal
11
Display Specifications: Type - Digivue
Matrix size - 128 x 128 lines 
Linear Density - 33 1/3 lines/inch 
Spot brightness - « 80 - 100 ft - lamberts 
Back projection source - 35mm transparency
Figure 2.4
Image Superposition on a Plasma Display Panel
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capability can be realized by including prescribed quantities of medium 
speed, read/write memory within the terminal. If this read/write memory 
can be an integral part of the display mechanism, it may become possible 
to effect considerable economic savings in the design and fabrication 
of a computer display terminal. In addition, future generations of 
Plasma Display devices capable of external read-in via manual or computer - 
controlled light or electric field probe techniques could utilize com­
puter read-out over the entire array to provide a versatile technique 
for on-line data manipulation and image processing. Also important is 
the extension of computer read-out techniques to the development of 
random access and associative memory system prototypes which employ the 
plasma Display device as the basic array of bistable elements. To 
indicate the feasibility of these ideas, a prototype read/write plasma 
Display memory was fabricated at the Coordinated Science Laboratory as 
part of this thesis program. This experimental system is presently 
being used for extended technical feasibility investigations of various 
computer read-out schemes and memory system concepts under consideration 
at the Laboratory.
A property of the basic memory mechanism of the Plasma Display device 
is that a sustain voltage signal, such as that shown in Figure 2.5, can 
maintain two electronically distinct equilibrium states; in both of these 
states the cell exhibits a sequence of discharges. Data input to a 
Plasma Display memory array is accomplished by using the same well-defined 
control mechanisms which are employed to write and erase the elements of
Sustaining Voltage Signal
13
A t
Figure 2.5
A Memory Mode Sustain Voltage Signal
Period 
Figure 2.6
An Interrogation Voltage Signal
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a Plasma Panel when it is used as an information display. The design and 
development of electronic drive circuitry which is to he used to supply 
the sustain and control voltage signals for a memory array has been 
aided and accelerated by the high level of Plasma Panel drive circuitry 
development maintained at the Laboratory during the past two years.
During this time, a more precise understanding of the physical mechanisms 
which are exploited in the control of Plasma Display devices has evolved.
Electronic sensing of the state of a selected element in an array of 
Plasma Display elements depends upon the observability of either of 
three basic phenomena; 1) the detection of discharge light emission,
2) the detection of discharge conduction current, and 3) the direct 
detection of wall voltage. Figure 2.7 illustrates one way in which an 
element can be interrogated. The interrogation voltage signal, which is 
applied only to the selected x line and the selected y line (Figure 2.7), 
has the same shape as the segment "A" of the sustain voltage waveform 
as shown in Figure 2.6. The selected element will respond to the applied 
interrogation signal in one of two ways: 1) if the element is in state
"1", a normal pair of discharge pulses occurs, thus leaving the element 
in its original charge state, or 2) if the element is in state "0", no 
discharge activity occurs. During this interrogation period, a photo­
sensitive element, e.g., a photomultiplier or photodiode, can be used to 
observe the elements of an array in order to indicate the state of the 
selected element as an electrical logic level; this signal can, in turn, 
be accepted by a computer. Although optical sensing takes advantage of
x Read 
Select
y Read Select
Figure 2.7
An Optical Interrogation Scheme
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a natural noise immunity provided by the optical output of the bistable 
elements, considerable development effort is necessary to provide 
economically and technically practical systems.
A second method of state sensing requires the detection of the 
conduction current which accompanies the pair of pulse discharges 
characteristic of a cell in state "1". Discharge current detection 
schemes, presently at an early state of development, are plagued with 
serious electrical noise problems. The noise problems arise from the 
application of the interrogation voltage signals to the selected pair 
of lines. Efforts are being made to develop techniques which will pro­
vide acceptable signal to noise ratios and thus allow this technique 
also to be utilized in read-out.
One of the important memory system concepts under consideration, 
aside from those which may be incorporated in the display terminal 
itself, is the formation of a random access memory using Plasma Display 
Panels to form the arrays of bistable elements, see Section 6.1. Fig­
ure 2.8 depicts one conceptual random access memory. For this type of 
system, many fundamental questions are being investigated, e.g., limi­
tations of access time, total memory size, as well as economic compati­
bility.
The electrically isolated optical output property of an array of 
light emitting storage elements does give rise to several interesting 
memory system concepts. First, the electrical bistable, light emitting 
elements can be totally independent of the detectors in an electrical
17
Bit Plane
Word is 1101 (Binary)
Figure 2.8
Conceptual Form of a Random Access Memory System
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sense,, Secondly, as a result of this isolation, a considerable amount 
of intermediate processing can be accomplished during read-out by the 
memory system itself; this processing could include techniques such as 
optical superposition, masking, filtering, etc. An important application 
of these ideas is the formation of an array into an associative memory 
system, see Section 6.3.
Although Plasma Display read-out and memory system development is 
at an early stage, it is generally felt that certain significant advance­
ments in computer and display terminal technology can be realized through 
application of the ideas and concepts described in this thesis.
19
CHAPTER 3.
The Device Characteristics of the Plasma Display Element
Basic to all developments of the Plasma Display technique is an under­
standing of the nature of the fundamental processes which occur in a Plasma 
Display element. A necessary portion of Plasma Display memory research, as 
well as digital display development, was the formation of a detailed, quan­
titative understanding of the controllability of the bistable element and 
the regulatory processes associated with this bistability. In this chapter, 
the model of the bistability which resulted from this research is presented. 
This model has become useful in the design of both display and memory drive 
systems.
3.1 The Nature of the Bistability in the Plasma Display
3.1.1 Basic Element Characteristics
In order to describe the model of the Plasma Display element 
bistability it is necessary to begin with a definition of funda­
mental terms and a description of some basic element character­
istics. Consider a single Plasma Display element being driven 
by an ideal voltage source as shown in Figure 3.1. The equivalent 
circuit shown in Figure 3.2 is a first order, lumped parameter 
approximation of the element's electrical properties. The inter­
nal, dependent current source provides an approximate represen­
tation of the charge which flows in the cavity and is collected
20
Ideal
Voltage
Source
CP-314
Figure 3.1
A Single Plasma Display Element
Gas Cavity
CP -3 15
Figure 3.2
An Equivalent Circuit Representation of a Plasma Display Element
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on the dielectric walls as a result of gas discharge activity.
The production, transfer, and collection of this charge are the
primary events which give rise to the element bistability. The
capacitive properties of the element are represented by a series
of linear capacitors labeled C , C , and C which correspond too c o
the equivalent capacitances of the three dielectric layers.
Equivalent capacitance values for several different structures
have been calculated by Schermerhorn [6]. The voltage V , andab
the internal currents i^  and i^ provide for lumped representa­
tion of the varying electric fields and charge flow which occur 
in the device during and after discharge activity. In the follow­
ing paragraph, some of the characteristic events which occur in 
an element are related to the parameters of the equivalent cir­
cuit .
Let V (t) be the voltage applied across the element by an
ideal voltage source, and let V (t) represent the voltage acrossab
the gas cavity at the point indicated in Figure 3.2. Applying 
the principles of superposition to the equivalent circuit model, 
the voltage V (t) can be written as the sum of two component 
voltages
V (t) = K-V (t) + V'(t). a b s w
The voltage K»V (t) is the component of the source voltage which
23
appears across the gas cavity, and V'(t) is the voltage componentw
that is proportional to the charge, produced by the discharge 
activity, which is collected on the dielectric end walls of the 
cavity according to the direction of the applied field. The 
parameter K is assumed to be a constant that is related to the 
equivalent capacitances by the equation
C
K = ---—----•C + 2Go c
where 0 < K < 1, typically K « 0.9. When the voltage V (t)
3 D
across the cavity exceeds V^, the critical breakdown voltage of
the gas contained in the cavity, a gas discharge is initiated;
the intensity of the discharge and the charge produced by the
activity is controlled by the voltage V , (t) and by the inherent
electrical and physical properties of the gas and dielectric
walls. Since the discharge occurs within a dielectric cavity,
the discharge begins to extinguish soon after initiation as
V ,(t) falls below the critical voltage; the decrease in V , (t) abv abN
is caused by the change in V'(t) with respect to the sourcew
applied component K°Vg(t) as the products of the discharge, ions 
and electrons, collect on the dielectric end walls, creating a 
voltage opposite in polarity to the source applied component.
As previously stated, these processes can be represented in the 
model by means of a dependent current source >t>P^>?2 »
24
which simulates the functional relationships which govern the 
discharge processes. Figure 3.3 illustrates the voltage V K(t) 
of an idealized element which is undergoing a sequence of pulse 
discharges while being driven with a source Vg(t) = V* sin uut, 
i.e., the element is in the "ON" state.
Since the voltages and currents which are internal to the 
Plasma Display element cannot be measured directly, it is necessary 
to relate these parameters, by means of the equivalent circuit 
model, to currents and voltages which can be measured at the 
external terminals of the device. The two measurable quantities 
which are available at the external terminals of the element are 
the voltage Vg(t) and the current
= V*0 + V*0
where i (t) is the component of current produced by the discharge w
activity. The current ±w (t) is a quantity that can be separated 
from Ig(t) and measured directly.
At this point, recall that
w *  - +
25
Light Output 
"On" State
CP-316
Figure 3.3
The Cell Voltage of an Idealized Element
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which can be written
i  • vab(t) = vs(t ) + i  • v ;(t) (1)
By defining the terms
Vc(t) = 1/K-Vab(t)
and
vw(t) = i/K-v;(t) = . Jiw(t)dt,
o
Equation 1 can be written
V (t) = V (t) + V (t).c s w
In most discussions of Plasma Display characteristics^ reference
is made to the parameters V (t), V (t), and V (t), rather thans w c
to the internal voltages and currents. Vq (t) is called the cell
or cavity voltage; V (t) is called the wall voltage; and V (t)w s
is called the applied voltage.
Many of the device characteristics described in the following 
sections of the thesis are related to phenomena that are voltage 
waveform dependent. To facilitate the description of these
characteristics, voltages will be written in the following forms
vx (t) = Vx -v(t)
where v(t) is 
malized, i.e. 
For example,
a specified waveform which has been amplitude nor -
|v(t)l , and where V is the amplitude factor.1 I max x
Vs(t) = Vs-v(t)
and
V (t) = V *v(t). w N w N
From a systems viewpoint, a Plasma Display element is a 
device which can reside in several normal modes or states of 
stable equilibrium. The number of modes which exist and the 
characteristics of these modes are discussed by Slottow [?], 
and Petty [8]. Although the higher order modes of the element 
are of significant interest in the area of multiple intensity 
displays, the present discussion will be limited to the bistable 
behavior of the element. The two normal modes in a Plasma Dis­
play element which are of prime interest here can be illustrated 
by an experimentally realizable example. Let the voltage signal
Vg(t) shown in Figure 3.4 be applied to an element. In this
particular element it will be assumed that V ,(t) can change onlyw
when charge is transferred across the gas cavity as a result of
discharge activity within the element. If V (t) = 0 at t = 0,w
then V never exceeds V,. for t > 0 and no discharge activity
c 1 v 'v foccurs for t > 0 (note V = —  ), If, however, at t = 0, V = Vi K. w wl
then on each subsequent half cycle of Vg(t), exceeds by an
amount sufficient to cause a discharge which produces exactly the
amount of collected charge needed to create an opposite polarity
wall voltage of magnitude V In this manner, a stable discharge
sequence is sustained by the applied voltage Vs(t). Figure 3.5
illustrates the wall voltage and light output configurations of
the two s ta b le  s ta t e s  o f  the e lem ent. The f i r s t  s t a t e ,  i d e n t i f i e d
by V = 0 is called the "O'’ or "OFF*1 state of an element being w
sustained by Vg(t); the second state, identified by alternating 
between +V and -V , is called the "1" or "ON" state of an ele- 
ment being sustained by Vg(t). These two states or normal modes 
of an element are totally defined by their respective wall voltage 
(or wall charge) configurations. The graphical representations of 
an applied voltage Vg(t) and the equilibrium wall voltages associ­
ated with each state are often superimposed as shown in Figure 3.6
Note t h a t  V ( t )  has been superimposed on the V ( t )  re fe re n c e  w ith  
w s
reversed algebraic sign; in this type of graph V^(t) is equal to 
the geometric distance between the two curves at any point in time
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Figure 3.4
A Sustain Voltage Waveform
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Voltage
vw(t)
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Figure 3.5
A Sustain Voltage Waveform and Associated 
Wall Voltage and Light Output Configurations
V.s (m ax)
Wall Voltage - State "0" 
Wall Voltage - State "l" 
Sustain Voltage
Figure 3.6
A Sustain Voltage Waveform and Associated 
Wall Voltage Configurations
32
Discussions of the detailed relationship between the discharge 
process and the structural and physical properties of an element 
are not within the scope of this thesis; however, preliminary 
discussions on these subjects are given by Arora [9] and others 
[5], Although the nature of the discharge activity in a particular 
type of element is dependent upon the properties of the applied 
voltage Vg(t) and upon the physical properties of that element, a 
generalized model of the Plasma Display element bistability can 
be formed independently of many of these parameters as long as 
the model is restricted to a defined family of structures and 
element properties.
Before progressing further with the description of the ele­
ment model, an important factor should be noted. The two stable 
states of a Plasma Display element just described differ from 
each other in several physical aspects. The gas cavity region of 
an element in the ’’l" or "ON" state is characterized by a high 
degree of physical activity (e.g., high localized temperatures, 
large populations of metastable atoms, etc.) which result from 
the high frequency, pulse discharge sequence. In contrast, the 
element in the "0" or "OFF" state exhibits relatively low amounts 
of such activity. As a result, the initiation of discharge 
activity in an element is a function of the element state. A 
preliminary discussion of these effects is given by the author [10].
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For purposes of the model being presented, the formation and 
initiation of a discharge can be assumed to be independent of the 
element state and of the length of time the element has been in 
that state. Justification of this assumption will be provided 
in Section 3.1 (3.1.3).
There exists a large family of alternating voltage waveforms
that will sustain two states of stable equilibrium similar to
those of the particular waveform shown in Figure 3.7. Associated
with each specific sustain waveshape v(t) is a range of voltage
amplitudes Vg which will support the two stable states. The
two values of Vg which will describe the sustain amplitude range
of a specific waveshape v(t) are Vg = ^Q^max  ^ an^ Vg = Vg^,^.
V , v is defined as the maximum value of V for which V (t) s(max) s sv
will support the two stable states; V , . N is the minimum values(mm)
of Vg for which Vg(t) will support the two stable states, vs(max)
is a quantity more directly related in a simple manner to the
firing voltage V r of the element. The value of V , „ * associated ° f s(min}
with a specific waveform v(t) is related to the regulatory processes 
which govern the discharge activity in an element.
A third parameter that is related to the sustain voltage 
waveform is the wall voltage configurations that identify the 
state of an element. For a wall voltage configuration character­
istic of the "ln or "ON” state as shown in Figure 3.6., there is
a value |V (t)| = V „ for each value of V in the rangeI w 1 max wl s
34
Vs(max) 
^s(min) 
Vs(t) 0 ■ J(_11 ____ Jr
LP-329
Figure 3.7
Sustain Voltage Waveforms
35
V , . N < V < V , \• Similarly, for the wall voltage con-s(min) — s — s(max)
figuration characteristic of the "0" or "OFF" state, there exists
a range of values for V (t) = V where (V + V ) < V,-. Figure
3.8 illustrates a typical relationship between Vg, Jv , and
|V I for a specific type of element. It should be remembered 
I w o1
that the numerical values assumed by vs(max)> ^(min)* Vwls and
V are related to a specific element and to a specific sustain wo
waveform applied to that element; in addition, they represent 
values characteristic only of stable equilibrium conditions.
The intensity of the discharges in a sequence and the associ­
ated firing times are regulated by processes which depend upon the 
relationship between charge transferred to the walls during a 
discharge and the actual cell voltage V£(t) during the time of 
discharge. If the change in collected change in cell voltage Vc(t) 
is too great, the process is unstable and a sequence of discharges 
cannot be sustained. When the discharges occur at a time when 
the amplitude of the external voltage signal is changing, the 
effective cell voltage V£(t) is controlled by the slope of the 
exciting voltage; in this case, it is appropriate to discuss the 
regulation in terms of slope sensitivity. For square-wave sustain 
signals, however, it is more meaningful to discuss the regulation 
directly in terms of the dependence of wall voltage V (t) upon the 
cell voltage Vc(t). The stability of the regulatory process is 
inherent in the basic mechanisms of the Plasma Display element and
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Figure 3.8
Sustain Voltage vs. Wall Voltage - Equilibrium Relationship
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is essential for the successful functioning of the element. A 
detailed discussion of these processes is given by Slottow [7].
3.1.2 The Non-Linear Switching Characteristics of the Plasma Display 
Element
For a bistable element to be useful, there must exist a 
mechanism through which the state of that element can be con­
trolled or specified by external inputs. From a fundamental 
viewpoint, the perturbation of a bistable Plasma Display element 
from one normal mode to the other normal mode in a time interval 
AT. requires that charge be transferred within the element during
aT such that the wall voltage V (t) undergoes a net change of i w
V or V' as shown in Figure 3.9. If, as in many cases, V = 0  wl wl wo
and V , is symmetrical about V , then V 1 = V'. If it is assumed wl WO Wl Wl
that state change is not directionally sensitive (i.e., "1" “► !!0i! 
physically equivalent to "0" -> ''l"), then the characteristics of 
state change perturbations can be discussed without reference to 
the direction of change. It should also be realized that during 
the interval ATi> the wall voltage transition can be accomplished 
by a single perturbation as well as by a series of perturbations. 
The latter process usually occurs when the wall voltage of an ele­
ment is perturbed to a new level from which it converges to the 
stable level of the opposite state, see Figure 3.10. A description 
of this process is given by Slottow [7]. For purposes of this
Wall Voltage Perturbation ( 0 — ►!)
Control 
Interval,  ATj
Wall Voltage - S tate 0  
Wall Voltage - State 1 
Sustain Voltage
C P-332
Figure 3.9
State Change - Single Perturbation
C P-333
Figure 3.10
State Change - Multiple Perturbation
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discussion, only single perturbation state changes similar to 
those shown in Figure 3.9 will be considered.
The charge transfer necessary to realize a change in
the wall voltage V (t) of an element can be accomplished by 
utilizing one (or a combination) of several basic mechanisms.
These mechanisms can be divided into four major classes; 1) dis­
charge activity which is controlled by externally applied voltage 
perturbations, e.g., control of V (t) where
V (t) = V (t) + V (t); c s w
2) discharge activity which is controlled by externally injected 
energy, e.g., high intensity light; 3) charge production in the 
gas cavity by externally injected energy, e.g., RF fields or UV 
radiation; this charge is transferred to the dielectric walls by 
an externally applied bias voltage (no discharge activity occurs); 
and 4) transfer of wall charge by controlling the conductivity of 
the dielectric element walls (no discharge activity occurs).
The most common methods of state change used in basic display 
and memory system applications of Plasma Display elements involve 
the use of externally applied perturbation voltages similar to • 
those shown in Figure 3.11. The development of a fundamental 
characteristic curve which describes the relationship between the 
applied voltage perturbations and the resulting wall charge transfer
State 0 to State 1
----------- Wall Voltage - State O
C P -331
-----------Wall Voltage - State 1
----------- Sustain Voltage
Figure 3.11
State Change Voltage Waveforms
has provided a valuable aid for the design of control circuitry» 
In addition, this type of curve may become an important aid in 
the specification of desired element properties»
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Consider an element whose voltage conditions at t = are
shown in Figure 3.12. A test voltage pulse V (t) of specified shape
is then applied to the element during the interval AT = - T^.
At t = T„ , the value of V (t) is measured again» The time T„2 w b 2
is selected such that all charge produced by discharge activity 
in the interval AT is collected or diffused prior to this time.
This process is repeated for all meaningful values of and a 
plot of AV vs. V is drawn where
W T
iVw ■ w  - w
Figure 3,13 illustrates a typical characteristic charge transfer 
curve. This type of characteristic curve describes the non-linear 
switching properties of a Plasma Display element in a quantitative 
manner. For each type of Plasma Display element and each pertur­
bation voltage waveshape V^(t), there exists a characteristic 
charge transfer curve. Families of charge transfer curves are 
very useful in determining optimum design procedures.
The utility of the charge transfer curve will become more 
apparent in later sections. The point on the curve which is of 
particular interest here is the point AV = V ; this point specifies
CP-336
Figure 3.12
Measurement of Charge Transfer
Characteristic Perturbation Voltage Parameter, e.g.
|VT(t) | in volts1 L 'max CP-334
Figure 3.13
A Charge Transfer Curve
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the value of V for which the voltage pulse V (t) will effect the 
T  T
state changes shown in Figure 3.11. For many applications, the 
characteristic charge transfer curves can be assumed independent 
of the sustain waveform being used. The experimental procedures 
used to construct characteristic charge transfer curves are 
described in Appendix«
,3.1.3 Symmetrical States
A particularly important class of sustain voltage waveforms 
is illustrated by the representative example shown in Figure 3.14. 
The wall voltage configurations which correspond to each of the 
two stable states are also shown in Figure 3.14« Although the 
two states remain totally defined by their respective wall voltage 
configurations, the states can no longer be identified by the 
absence or presence of an average discharge light output as in 
the example of Figure 2«3. In contrast, the two states in Figure
3.14 are characterized by discharge sequences which differ from 
each other only in phase and, in certain cases, in the average 
number of discharge occurrences per unit time.
In the example just presented, the two states exhibit a 
high degree of voltage waveform symmetry. In addition, the physi­
cal environment of the element cavity (i.e., chemical and thermal) 
is much more uniform because similar types of discharge activity 
now occurs within an element independent of the state of the
44
Susta in Voltage
Note: V|_ + V H = 2V S where V s(min) < Vs < Vs(max)
C P -3 3 5
Figure 3.14
A "Two-on-State" Sustain Voltage Waveform
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element. This mode of operation is often referred to as the "two- 
on-state mode” or the "symmetrical state" mode.
The "two-on-state" mode of sustaining a Plasma Display ele­
ment is presently being used in both display and memory applica­
tions. One of the major advantages of using this type of sustain 
signal is that the problems associated with the initiation of dis­
charge activity in an element which has been in the "OFF" state 
for a period of time (typically, periods greater than 1 millisecond) 
become less relevant. For display applications, visual brightness 
contrast is a required property of the states of an element. Figure
3.15 illustrates a sustain voltage waveform for which the discharge 
frequency ratio between the two states is 1°4. Figure 3.16 shows 
a 16 x 16 line array of elements being sustained with the waveform 
shown in Figure 3.15. The sustain waveform shown in Figure 3.17 
provides no visual brightness contrast between the two states, i.e„, 
the discharge frequency ratio is 1s1. When the optical output of 
an element is emitted as an isolated area of brightness, as in the 
array of Figure 3.16, spot brightness contrast ratios of "two-on- 
state" sustain modes can be computed directly from a graph of 
spot brightness vs. sustain frequency. Figure 3.18 is a graph of 
element spot brightness vs. sustain frequency (state 1) where the 
sustain voltage waveform is similar to that shown in Figure 3.14.
For elements being sustained in the "two-on-state" mode, the 
processes which govern state changes are identical to those discussed
46
------------ Wall Voltage - State 0
------------Wall Voltage- State 1
------------Sustain Voltage
Note: Vl + Vh = 2VS where Vs(mjn) < Vs < Vs(max)
Figure 3.15
A Sustain Voltage Waveform - Discharge Frequency Ratio 4:1
Display Specifications; Type - CSL Prototype
Array size - 40 x 40 lines 
Linear density - 40 lines/inch 
Sustain frequency (State "1") - 50 KHz
Figure 3.16
An Array Sustained in the "Two-on-State" Mode
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------------  Susta in Voltage
Note: VL + V H = 2 V S where V s(min) < Vs < V s(max)
C P -3 3 5
Figure 3.17
A Sustain Voltage Waveform - Discharge Frequency Ratio 1:1
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Sustain Frequency - State 1 (kHz)
CP-337
Figure 3.18
Element Spot B r ig h tn e s s  v s .  S u s ta in  F requency
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in Section 3. 1 (3.1.1); as a result, the concept of a characteristic 
charge transfer curve is applicable. Figure 3.19 shows two state 
change perturbations which can be used with the sustain mode.
3.2 Element Arrays and Array Drive Systems
3.2.1 Element Arrays
Figures 2.1 and 2.2 illustrate two common configurations in 
which Plasma Display elements are arranged to form matrix arrays.
The successful operation of a device of this type as an externally 
controlled, randomly accessed array of uniform bistable elements 
depends upon two primary factors: 1) the element to element
isolation must be sufficient to keep one element's activity 
(e.g., electric fields, discharge products, etc.) from disturbing 
the wall voltage conditions of neighboring elements; and 2) in 
order to permit coincident selection techniques to be used for 
random access control of the elements in the array, the non-linear 
switching characteristics of the elements must be adequately sharp.
The containment of applied fields and internal discharge 
activity in distinct, isolated element regions within an array is 
a factor governed primarily by the electrical properties of the 
structure itself. For the most part, the field patterns character­
istic of structures similar to those shown in Figures 2.1 and 2.2 
are sufficiently focused in the region which defines an element so 
that all discharge activity and resulting charged particles are
51
Sustain Voltaqe
3  C P -338
Figure 3„19
Control Voltage Waveforms
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bound within the element region. Figure 3.20 illustrates the
calculated, static field pattern which exists inside an array
structure as a result of the externally applied voltage (note:
no discharge effects are being considered). As element densities
increase, however, the structure must be modified such that the
degree of isolation is maintained. The field calculation schemes
developed by Schermerhorn [6] have been useful in the structural
design of high density arrays. At the present time, structures
4 2exhibiting element densities as high as 10 elements/in have 
been constructed and operated successfully.
The optical scattering of discharge light and the drifting 
of stray charged particles from element to element have posed no 
serious problems in digital display applications. However, there 
are indications that these factors are important considerations in 
the design of certain memory system configurations. A discussion 
of these effects and the associated experimental observations will 
be provided in Section 4.1.
Since the non-linear switching characteristic of a specific 
type of array is a function of the parameters of the constituent 
elements and the control voltage waveform, the switching properties 
of the array can be described by a composite charge transfer curve 
of the constituent elements, see Appendix*
53
Figure 3.20
C a lc u la t e d  E l e c t r i c  F i e l d s  i n  Plasma D is p la y  E lements
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Note: Sw itches represent the
Figure 3o21
An Idealized Array Drive Configuration
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Note: The Coefficients a and ¡3 Assume Only the Values 1 or 0 
as Specified by the System Controller.
Figure 3o22
An Idealized Array Drive Configuration
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Low Impedance Region
Sustain Sustain
Cycle Cycle
(State 1) (State 0)
— —  Wall Voltage-State 0
--------- Wall Voltage-State 1
--------- Sustain Voltage
Note: Typical Operating Frequency 50 kHz,
i.e. Tj = 20^u.sec
Pulse Width r2 «5/L£.sec
VL +V h = 2VS
where Vs(mjn) < Vs< Vs(max)
Figure 3.23
A Sustain Voltage Waveform and Associated Wall Voltage Configurations
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element are also shown in Figure 3.23. Figure 3,24 illustrates
the control voltage waveform V^Ct) that is used to provide state
changes in an element. The charge transfer curve of V^(t) when
applied to an element of this particular array is given in Figure
3,25. In order to produce a state change in a selected element
of the array, the perturbation voltage V (t) must be supplied byT
the appropriate row and column control sources in conjunction 
with the sustain source; the relative component of the total 
voltage that is supplied by each source is chosen such that partial-“ 
select voltage perturbations do not disturb the wall voltage con­
ditions of the non-seleeted elements. The voltage across a selected 
element during a control interval is given by
v T ( t )  = v s ( t )  + v T x ( t )  + V T y ( t )
Tx < t < T2
where V (t) and V (t) are the selected row and column control TXV Ty
sources and AT. = T0 - T., is the control interval. In most systemsi 2 1
of this type the row and column sources supply the same voltage 
waveform, i.e., Vjx(t) = V (t). It should be noted that during 
sustain intervals all row and column control sources supply zero 
output voltage, and during control intervals all non-selected 
control sources supply zero output voltage. As indicated in 
Figure 3.26, there are two specific types of control intervals?
1) an interval for change from state "1" to state E10,t; and 2) an
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Control Voltage Waveforms
C
h
a
n
g
e
 
in
 W
a
ll 
V
o
lt
a
g
e
, 
A
V
CP -345
Figure 3.25 
Charge Transfer Curve
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interval for change from state "0" to state"!". Figure 3.26 
illustrates the sustain/control waveform (in component form) that 
appears across a selected element. Figure 3.26 also shows the 
voltage waveform that appears across a ha If-selected element. 
Although, for a given control voltage V (t), there exist many 
values of V for which the non-disturb half-select criteria is
T X
satisfied, there are often design criteria which require speci­
fication of a particular value of V and V during AT . ForTX s & u i
example, if minimizing the control voltage magnitude is a neces­
sary condition, the appropriate values of V , V , and V areT x Ty S
given by the graphical solution presented in Figure 3.27. Other 
related design factors can be treated in a similar manner.
There exist a number of ways in which a drive system of the 
type just described can be realized in hardware form; two par­
ticularly important hardware realizations developed at the Uni­
versity of Illinois are presented in [5] .
An example of a drive system in the second configuration 
category is shown in Figure 3.22. In this system, each voltage 
source pair (all combinations of rows and columns) performs 
three primary functions: 1) the source pairs supply the sustain 
voltage waveform simultaneously to all elements of the array;
2) by means of coincident selection a source pair can supply the 
sustain waveform (or portions of it) to a selected element while 
all other sources remain inactive (i.e., all non-selected elements
62
Note- V(_ + Vh = 2VS where Vs(min) < Vs < Vs(max)
-------- Wall Voltage-State 0
---------Wall Voltage-State 1
--------  Sustain Voltage
Figure 3.26
Sustain/Control Waveform - Component Form
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A V w
Vc VTX VTy
Control Pulse Am plitude
Figure 3.27
Graphical Determination of Control Voltage Component
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remain undisturbed); and 3) the sources supply control voltage 
waveforms to coincidently selected row and column lines during 
appropriate control intervals. The voltage sources, when oper­
ating in the sustain mode, supply the sustain voltage waveform 
Vg(t) shown in Figure 3o28; the wall voltage configurations and 
light output sequences which define the two states of an element 
in the array are also shown in Figure 3.28. Figure 3.29 illus­
trates the control voltage waveforms that are used to provide 
state changes in a selected element. All selective control and 
selective sustain waveforms are supplied according to a three 
component selection scheme, i.e., selected row and column, plus 
inactive source bias level. Figure 3.30 illustrates the sustain/ 
control voltage (in component form) that appears across a selected 
element of the array; Figure 3.30 also illustrates a selective 
sustain cycle. As in the first design example, appropriate 
charge transfer curves can be used to satisfy certain design 
specifications. For example, in order to minimize the number of 
voltage levels that need to be supplied by power sources, the 
control voltage waveforms in Figure 3.29 were determined by first re­
quiring a fixed pulse amplitude of and then searching for the 
pulse width which would satisfy the charge transfer specification 
of Vg(t) as shown in Figure 3.28.
The charge transfer curve, being a function of both element 
and drive system parameters, is becoming an important aid in the
65
J U \ _____________________________
Light Output State 0
Light Output State 1
A _ A
--------- Wall Voltage-State 0
--------- Wall Voltage-State 1
---------  Sustain Voltage
Note: VL + VH = 2VS where Vs(min)< Vs < Vs(mox)
Figure 3.28
Sustain Voltage Waveform and Associated Wall Voltage Configurations
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---------- Sustain Voltage
Note; Vl + Vh = 2VS where Vs(mjn) < Vs < Vs(max)
Figure 3.29
Control Voltage Waveforms
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----------Wall Voltage-State 0
---------- Wall Voltage - State 1
----------  Sustain Voltage
Figure 3.30
Sustain/Control Voltage Waveform - Component Form
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detailed, quantitative design and hardware realization of array 
drive systems. Up to this point, the charge transfer curve has 
been considered only as it applies to a single element, i.e., it 
has been assumed that all elements of an array are ideally uniform 
in their operating characteristics. In actual physical arrays this 
is, of course, not true. However, a composite charge transfer 
curve of all the elements in a non-ideal array can be constructed 
as indicated in Appendix. Figure 3.31 illustrates what a com­
posite charge transfer curve would look like; the width of the 
curve is indicative of the range of element variation in the 
array with respect to the voltage waveform being considered. In 
the hardware realization of a particular design these variations 
must be taken into consideration. In many cases, a family of com­
posite charge transfer curves is used first to map the range of 
element variation with respect to a set of waveforms and then to 
select particular waveforms which minimize this range of variation.
During the thesis research, the use of several different con­
trol voltage waveshapes on an experimental array suggested that 
the shape of the characteristic switching curve may be a function 
of the shape of the applied voltage perturbation as well as the 
element properties. Consideration is being given to the use of 
families of charge transfer curves to determine an optimum control 
voltage waveshape for a particular design. However, additional 
research in this area must be undertaken before definite conclusions
can be drawn.
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Figure 3.31
A Composite Charge Transfer Curve
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3.3 Detection of Element States
In most display applications of Plasma Display elements, the 
basic detection scheme is the visual observation of the optical out­
put of an array of elements, i.e., an observer views a high brightness, 
alpha-numeric, graphical display as shown in Figure 1=1. In memory 
systems applications, however, the detection of the state of a selected 
element must be accomplished electronically and at high speeds. In 
addition, the information extracted from the elements must be restored 
to an appropriate digital format.
From a fundamental viewpoint, there exist two primary observables 
(i.e., phenomena which can be observed and measured external to the 
element) that can be used to determine the state of an element: 1) the 
light pulse sequences which characterize each state; and 2) the external 
current pulse sequences which are directly proportional to the internal 
discharge current pulses that characterize each state. In both cases, 
the identity of a state is determined by the phase relationship between 
the observed activity and the sustain/control voltage waveform, e.g.s 
see Figure 3.14. In addition to the primary observables just mentioned, 
there are other internal phenomena (e.g., field strength, excited par­
ticle populations, etc.) whose detection will depend upon the realization 
of specialized element fabrication techniques and measurement equipment.
The basic principles of optical detection are illustrated in Figure 
2.6; in this scheme, a photodetector (e.g., photomultipliers or photo­
diodes) is used to observe the light output of an element and form a
71
corresponding analog electrical output signal. The output of the 
detector is then converted into an appropriate digital signal which, 
when compared to the sustain/control waveform, indicates the state in 
which the element resides. Most of the complex optical detection sys­
tems that are discussed in later sections rely upon these three funda­
mental operations, i.e., detection, conversion, and comparison.
Figure 3.32 illustrates the externally observable discharge current
waveforms Ig(t) = ig(t) + i (t) which correspond to the sustain voltage
waveform shown. Discharge current read-out schemes are similar to
optical read-out schemes in that the discharge current pulses i (t)w
correspond identically to the light pulses, as shown in Figure 3.33.
As a result, the read-out operations which follow detection are iden­
tical to those of the optical read-out case. The detection of discharge 
current pulses is usually accomplished in two ways: 1) the detection 
of a differential voltage across a series resistance (Figure 3.34); 
and 2) the detection of a voltage induced by the discharge current in 
a magnetic sensor (Figure 3.35). Current detection schemes, however, 
cannot take advantage of the inherent electrical isolation that is 
available in the optical detection schemes. This factor makes the 
hardware design of current detection schemes extremely difficult.
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I iw(t)l max = 0 . 1  mA
Figure 3„32
Discharge Current Waveforms
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Figure 3,33
A Comparison of Discharge Current and Light Output Waveforms
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o  O utput Voltage  
P ro p o r t io n a l  
to I s( t ) .
yn'VryO)
Vc(t)
Note: R m ust be s u f f ic ie n t ly  small in order th a t  it
does not d is t u r b  the  a p p l ie d  vo ltage  w a v e fo rm  
more th a n  1 % .
Figure 3.34
A Discharge Current Detection Scheme
ayn’ Vry(t)
ß  . M l  ^yn 2
N o te ;  Im p e d a n c e  re f le c te d  back into th e  s u s t a in /c o n t r o l  c ircu it  
m u s t be s u f f i c ie n t ly  s m a l l  in o rd er  not to d is tu r b  the  
a p p l ie d  v o lta g e  w a v e fo r m  more th a n  1 % .
Figure 3.35
A Discharge Current Detection Scheme
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CHAPTER 4. ,
Fundamental Plasma Display Memory System Operations
In all memory system applications, there are three primary system 
operations which must be performed: 1) information write-in, 2) information
storage, and 3) information read-out. The purpose of this chapter is to 
describe how these fundamental memory operations are accomplished in systems 
which employ Plasma Display element arrays as the storage media. Although 
the detailed realization of each of these operations may vary from appli­
cation to application, the underlying principles will be similar to those 
illustrated in the examples that are presented in the following sections,
4.1 Information Storage
Binary information is stored in an array of Plasma Display elements 
by means of the controllable, bistable wall charge configuration de­
scribed in Chapter 3. Functionally, this array of memory elements 
is similar to other array-type storage media, e.g., core and MOS mem­
ory. In each of these cases there are particular physical character­
istics of the devices which determine the primary operating character­
istics of a system, e.g., the volatility of the information, maximum 
element density, access time, and cycle time. In an array of Plasma 
Display elements these factors are closely related to the physics of 
the gas discharge activity and the active dielectric surfaces.
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In the Plasma Display element, as in other types of gas discharge 
configurations, the occurrence of a discharge depends upon the presence 
of a cell voltage Vc greater than as well as the simultaneous presence 
of an ionizing mechanism or source of charged particles (electrons) to 
initiate the discharge. In the case of the idealized model of an ele­
ment presented in Section 3,1, a sufficient number of initializing or 
"starting" particles was assumed to be present within the element at 
all times; this assumption guaranteed discharge sequence regularity 
with respect to the exciting voltage waveform, i.e., no jitter. In 
reality, this assumption appears to be true only over a limited range 
of discharge sequence frequencies; typically, frequencies above 2KHz 
for currently available devices. The regularity of the discharge 
sequences in this frequency range has been observed and discussed by 
Slottow and others [7], and is thought to be supported by the presence 
of metastable atoms created in the volume by previous discharges and 
by the dielectric surfaces which have been excited thermally and photo- 
electrically by previous discharge activity. Both the metastable popu­
lation and surface excitation effects decay in time according to their 
respective life-time factors. For example, metastable atoms created 
in the element volume diffuse to the walls where they transfer their 
energy to electrons that are then emitted from the surface as secondary 
electrons capable of starting the next discharge. Since metastables 
are neutral particles, they diffuse according to usual gas diffusion 
laws, as a result, the metastable population which results from a
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discharge undergoes a natural decay as the particles diffuse to the 
walls. A typical diffusion time constant for common types of Plasma 
Display elements is 100 microseconds. This time constant was experi­
mentally observed by appropriately interrupting the sustaining wave­
form for increasing intervals of time and measuring the increasing 
uncertainty of the firing time of the first discharge event upon re­
sumption of the sustaining sequence. The values obtained compare 
closely to values which were estimated by Arora [9] using the laws 
of classical gas dynamics.
If an element has not undergone discharge activity in a time period 
less than the diffusion time, the element must depend upon some other 
mechanism to furnish the starting particles. In general, if the time 
between discharge events in a given element exceeds the critical life­
time of the initializing effects, then the probability of a "regular" 
discharge occuring at the time prescribed by the exciting voltage wave­
form is less than one. In memory applications, it is necessary to assure 
that sufficient starting particles are always present to guarantee "regular" 
discharge events. Although there are methods of guaranteeing sufficient 
starting particles by external excitation, e.g., UV irradiation, radio­
active doping, etc., the most attractive method of guaranteeing a suf­
ficient population of starting particles is to apply a sustain voltage 
waveform which guarantees a discharge frequency in both states that is 
higher than the critical frequency.
Information is stored in an array of Plasma Display elements as 
quantities of electrical charge which reside on defined regions of the
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dielectric surface, as shown in Figure 4.1. The natural decay of 
these charge distributions is a second fundamental factor which 
determines information volatility in Plasma Display elements. At 
present, it is believed that there are two primary mechanisms which 
contribute to this type of charge decay: 1) the dielectric conduc­
tivity, and 2) surface charge neutralization by stray charged parti­
cles and photoelectrically produced charge.
Charge density configuration like those shown in Figure 4.1 decay 
as a result of both the bulk conductivity and the lateral or surface 
conductivity of the dielectric material. However, the dielectric 
materials commonly used in Plasma Display devices are glassy materials 
with extremely low values of bulk and surface conductivity; for example, 
Muray [ll] reports the time constants of charge decay on these materials 
to be of the order of tens of minutes. In work related to the thesis 
research, information patterns placed on an array of Plasma Display 
elements have been observed to remain the absence of sustaining 
discharge activity for times exceeding five minutes. These observations 
were made by appropriately interrupting sustaining sequence for increasing 
intervals of time.
Charge neutralization or changes in the charge density of an element 
region can also occur during non-discharge time intervals of an element 
as a result of discharge activity in hear-neighbor elements during that 
time interval. To illustrate, assume that during a time interval AT an 
element A with a given wall charge configuration has a non-zero field
Electrodes
Figure 4.1
An Idealized Wall Charge Configuration
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present across the cell volume; if near-neighbor elements are under­
going discharge activity during this interval, some free charged par­
ticles appear in the region of element A and tend to drift in the 
direction which will decrease the non-zero field across element A, 
thus changing the wall charge configuration of element A. Free elec­
trons generated photoelectrically at the surfaces of element A as a 
result of the discharge light and stray ions and electrons migrating 
from near-neighbor discharge activity are the primary contributors to 
the charge neutralization effect. Although charge neutralization 
effects have not been measured quantitatively, Plasma Display devices 
operating on both the display and memory mode (intervals of AT equal 
to several tens of milliseconds) have exhibited no loss of stored 
information due to charge neutralization effects.
The previous statements indicate that, in commonly used Plasma 
Display devices operating under normal ambient light conditions, the 
decay time constants for metastable atoms and other initializing 
mechanisms are several orders of magnitude smaller than the time 
constants of charge decay asspciated with the conductivity and 
neutralization effects. As a result, the volatility of Plasma Display 
memory arrays is determined primarily by the discharge initialization 
requirements of the devices being used. A satisfactory discharge 
initialization environment can be maintained in an element by insuring 
that discharge activity occurs in all elements, independent of the 
state of the element, at a frequency whose period corresponds to four
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or five metastable decay time constants. One very satisfactory method 
of accomplishing this refresh function is to apply to the array a "two 
on state" sustain voltage waveform for which the minimum frequency of 
discharge activity for both states corresponds to the initialization 
requirements. A sustain waveform of this type is shown in Figure 3.28; 
variations of this sustain waveform are currently being used in several 
of the Plasma Display memory applications. In currently available 
devices, a 2KH^ refresh rate corresponds to a "refresh" power consumption 
of 10 to 50 microwatts per bit.
As discussed previously in Section 3.2, the element density of
an array of Plasma Display elements is limited by the ability of an
array structure to support normal discharge activity and charge
collection, and to confine these processes to designated element regions
by maintaining a focusing field at each element site. At present, the
4maximum element density that has been realized is 10 element per square 
inch. If this density can be extended to large area devices, Plasma 
Display memory planes containing 10^  bits per plane would measure 10 
inches square.
A large class of write-in and read-out techniques employed in 
Plasma Display memory systems is based upon the principle of using 
discharge activity and subsequent charge collection to change or 
interrogate the state of an element. The minimum time needed to per­
form an input or output operation of this type is limited by the time 
required to complete the specified discharge and charge collection
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activities. Evaluation of several types of Plasma Display devices 
indicates that this time interval is a function of the element struc­
ture, gas chemistry, and perturbation voltage waveform; the time inter­
val has been observed to range from 50 nanoseconds to several micro­
seconds .
A second class of write-in and read-out techniques depends upon 
phenomena other than discharge activity to change or interrogate the 
state of an element, e.g., photoelectric effects and electric field 
perturbations. In these cases, the access times are almost entirely 
a function of the mechanism being used to accomplish input and output 
operations. Examples of write-in and read-out schemes from both 
classes are described in Section 4.2 and Section 4.3.
4.2 Information Write-In
The write-in operations of a memory system usually involve two 
distinct actions; first, the selected element is cleared to some 
reference state, e.g., "0"; then the element is reset to the state 
indicated by the contents of an input register. In an array of 
Plasma Display elements, information write-in can be accomplished by 
three primary techniques: 1) coincidentally addressed application of
line voltage perturbations; 2) voltage perturbations applied to selected 
areas of an array, e.g., voltage probes and electron beam read-in tech­
niques, and 3) alteration of element wall charge configurations by 
selective application of optical energy to the array.
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Write-in techniques, included in the first category, are based on 
the fundamental state change operations described in Section 3.2 (3.2.2), 
i.e., controlled discharge activity in an element specified by coin­
cidentally applied voltage perturbations. In this mode, the nature of 
the Plasma Display bistability allows for both single element and group 
input operations. For example, consider an array of N x N elements 
being driven by control voltage line generators as shown in Figure 3.21.
The serial input mode (i.e., one input operation per operation time 
interval A3\) requires that one row and one column are selected and 
activated appropriately during the interval AT_^ ; this type of operation
requires one of N decode capability on both the rows and the columns.
1The maximum input data rate for this mode is given by R = —r— . Parallel
A i
input modes accomplish state changes in groups of elements during a
single operation interval AT^. The groups are limited to subsets of
a specified row or column. Figure 4.2 illustrates a system configuration
which is used to input to N elements (i.e., one entire row) during one
operation interval; the appropriate column is selected by a one of N
decode package. The maximum input data rate in this case is given by
R = for example, if N = 512 and AT^ = 5 p,sec. , then R « 10^
P i 1 P
bits/second. As stated in a previous section, the state change time 
interval and thus the input operation interval is determined by the 
particular Plasma Display device and the sustain/control system being 
considered. Average input data rates designated by R^ or Rg are obtained 
by applying a derating factor which accounts for the sustain time intervals
84
y- Line
1 of 2n Line Drivers
Figure 4.2
A Parallel Input Scheme
these intervals are unavailable for input operations. Although there 
exist other input configurations in this category, most of them are 
variations of the serial or parallel input techniques just described.
State change voltage perturbations can be applied to selected 
elements through mechanisms other than the row and column control vol­
tage generators. For example, near-proximity voltage probes used with 
specially designed array structures have been used by Schermerhorn [6] 
to change the state of selected elements; exploiting similar principles 
of electric field perturbation, Gregory, Bishop, and Weil [l2] have 
used an electron beam to input data into an array of Plasma Display 
elements. These techniques, however, are at an early state of develop­
ment and will not be described in further detail at this time.
The control of element states with the selective injection of 
optical energy is currently under investigation at the University of 
Illinois. Weber [l3] has confirmed that Plasma Display elements can 
be selectively controlled by exploiting the photoelectric properties 
of the dielectric end walls of the elements, as suggested in reference 
[l]. To illustrate the process involved, consider the element model 
shown in Figure 4.3. If high intensity light is incident upon the 
inner dielectric surfaces, electrons are freed from the surfaces 
according to the photoelectric properties of the material and are free 
to drift in the direction which will decrease the electric field across 
the cavity. By applying a field of appropriate polarity and strength, a 
sufficient amount of charge can be transferred to change the state of an
element.
VE le c tro d e
Figure 4.3
Photoelectric Charge Transfer
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The optical control scheme just described may have important appli­
cations in several Plasma Display memory systems. For example, the 
optical control effect could be used to input information from a photo­
graphic transparency into an array of Plasma Display elements which is 
functioning in the read/write memory mode. The photographic image would 
act as an area selective optical filter for the illumination which is 
applied to the entire array for one cycle time, i.e., complete parallel 
input of bits in one cycle time. Since the information in an array 
of elements can be photographed, data could be transferred into and out 
of an array of elements in the highly parallel mode required by many 
information retrieval systems. Section 6.4 describes a system concept 
which includes parallel optical input and output capability.
4.3 Information Read-Out
The process of reading information out of an array can be accom­
plished through the non-destructive detection of selected element states 
during a read-out time interval ATq. The more common mechanisms that 
are used for detection have been described in Chapter 3. The purpose 
of this section is to illustrate how these detection mechanisms can be 
applied to the array read-out configurations.
Figure 4.4 shows again the simple optical read-out configuration 
which will illustrate the operating principles common to all of the pro­
posed optical read-out schemes which appear later in this section. The 
array of elements shown is being sustained by a waveform similar to that
x Read 
Select
y Read Select
Figure 4.4
An Optical Read-Out System
CP-313
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in Figure 4.5; during the time interval ATq the voltage waveform segment 
shown in Figure 4.6 is applied in a coincident mode only to the selected 
row and column. If the element is in state "1", the element will undergo 
two discharge events which are identical to the sustain events; if the 
element is in state "0", no discharge events will occur. The photo­
multiplier or photodiode detector responds to the events and indicates 
the activity that is observed during the interval ATq. Note that in
both cases, after the interval AT , the state of the element remainso
unchanged from what it was before ATq, i.e., non-destructive read-out. 
During interrogation of an element, it is a necessary condition that 
the state of all other elements in the array remain undisturbed and 
exhibit no discharge activity. The configuration shown in Figure 4.4 
is capable only of serial, random access read-out from the N x N array; 
further developments of this technique will deal primarily with the 
problems of guiding the light output of all elements to the surface 
of a single detector. Considerable efforts are being made to design 
optical guides which will provide compact hardware realizations of 
this type of read-out scheme.
A parallel read-out scheme which utilizes an interrogation wave­
form similar to that of Figure 4.7 is illustrated in Figure 4.8. The 
successful operation of this type of configuration depends upon the 
obtaining sufficient optical isolation of the detectors from line to 
line. Two additional parallel read-out configurations are shown in 
Figure 4.9; these configurations require less stringent specifications 
with respect to element to element optical isolation.
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Figure 4.5 
Sustain Waveform
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Interrogation Waveform
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Figure 4.7
Interrogation Waveform
Figure 4.8
Parallel Read-Out Scheme
C P -3 5 8
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Even Parity
Note: A row of data is read-out in two cycle tim es;
(1) The odd parity  elements during one cycle,and
(2) the even parity  in the following cycle. This
decreases optical c ro s s -ta lk . C P-359
Electrode
Figure 4.9
Parallel Read-Out Scheme
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Figure 4.10 illustrates the current which flows in the row/column 
path of an array designated in Figure 4.11 when the interrogation volt­
age waveform is applied to that line pair. If the selected element is 
in state "0M, there exists no discharge current during the interval; 
if the selected element is in state "1", discharge current flows as 
illustrated in Figure 4.12. The detection of this current can be made
by the configuration shown in Figure 3.35 in which the detector is
■
gated on only during the interrogation interval; at all other times 
the core is shorted so that is presents a negligible series impedance 
on the line. A serial and a parallel detection scheme are illustrated 
in Figure 4.13. In many Plasma Display devices the discharge currents 
are buried in the capacitive charging current as shown in Figure 4.14; 
in this case detection of the discharge current becomes very difficult.
The capacitive charging current ig(t) must be subtracted from the total 
signal Ig(t) in order to detect the presence or absence of i^(t). How­
ever, the magnitude of a single discharge current pulse is generally 
several orders of magnitude smaller than the capacitive charging current, 
therefore, making the subtraction very difficult. In general, the noise 
level of the subtracting current is of the same order of magnitude as 
the discharge current. As a result, current detection is not considered 
at present to be an economically feasible method of read-out.
Several other read-out schemes including the sensing of field 
strength in the dielectric have been proposed. Exploratory investigations 
into these areas are being proposed.
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Figure 4.10
Discharge Current Waveform - Interrogation
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Figure 4.11
Element Array - Current Flow
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o
Figure 4.12
Current Waveforms - Interrogation
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Figure 4.13
A Serial and Parallel Detection Scheme
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In te r ro g a t io n  
V o ltage S ig n a l 
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E le m e n t in 
S ta te  1
C urren t I s ( t )  
S ta te  1
Figure 4.14
Sustain Waveform - Current
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CHAPTER 5.
An Experimental Plasma Display Memory System - PPM I
An important phase of the thesis research program has been the design, 
fabrication, and evaluation of a prototype Plasma Display memory system. An 
experimental system, labeled PDM I, was designed to function as a general 
purpose research tool which would be used to determine experimental system 
characteristics as well as to provide the first operating memory array.
This system was used successfully to establish the technical feasibility 
of a read/write Plasma Display memory in December, 1969. At present, the 
PDM I system interfaces with a CDC 1604 and utilizes an Owens-Illinois 
Digivue panel as the array of Plasma Display elements.. The purpose of this 
chapter is to present a detailed description of the PDM I system and to 
discuss experimental results obtained on this system as they relate to pro­
posed memory system structures.
5.1 System Structure - PDM I
A block diagram of the PDM I experimental memory system is shown 
in Figure 5.1; the blocks represent the functional units of the system 
which are broken down into hardware units and described in later sections 
of the chapter. The PDM I system was designed for use in the following 
areas of experimentation; 1) sustain and control waveform evaluation;
2) the determination of physical and electrical properties of experi­
mental arrays; 3) the evaluation of read-out systems; and 4) the
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Basic Operations: 
Clear Memory to "0" 
Clear Memory to "1" 
Write Contents of IDR 
into Location (x ,y ) 
Read Location (x ,y) 
into ODR
Photodetector Photodetector
2° B it Readout 2m Bit Readout
Figure
A Block Diagram of
5.1
the PDM I System
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evaluation of overall memory system performance while under computer- 
controlled loading. Although the system design has allowed for a 
wide variety of experiments, the detailed descriptions and discussions 
contained in the thesis will be limited to the primary feasibility 
experiments and to several experiments relating to proposed system 
configurations.
5.1.1 The Element Array and Sustain Waveforms
An Owens-Illinois Digivue panel, similar to the one used in 
the feasibility experiments, is shown in Figure 5.2; the struc­
tural parameters of this device are also summarized in Figure 5.2.
For purposes of reference, the voltage waveform shown in Figure 5.3 
was applied to the panel in order to provide the electrical charac­
teristics of this array; a summary of this data is given in the 
figure.
Memory experiments performed on the PDM I system commonly 
use a sustain waveform similar to that shown in Figure 5.4; the 
waveform is labeled with general symbols for later reference. This 
particular waveform was selected by optimizing for the control 
parameters of the array being used while at the same time requiring 
a very simple hardware configuration to generate the waveform.
One operating version of the sustain waveform used on the PDM I 
Digivue array is shown in Figure 5.5. A voltage generator configu­
ration which provides this type of waveform is presented in Figure 5.6
Panel Specifications: Type-Digivue 
Matrix size - 128 x 128 
Linear Density - 33 1/3 
Structure Thickness - 0
lines
lines/inch 
5 inch
Figure 5.2
An Owens-Illinois Digivue Panel
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Some Typical S u s ta in  Voltage Parameters for 
a 4 "  D ig ivue  Panel.
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Ti = 20-30yasec  
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Jn ♦  t 2 —  n Jn______________u
•4--------- -►
Figure 5.3
Sustain Waveform - Calibration
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f
Figure 5.4
PDM I Sustain Voltage Waveform
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Figure 5.5
PDM I Sustain Voltage Waveform
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X-Üne Driver Y -Line Driver
Figure 5o6
A Voltage Generator Configuration
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this design is a variation of the "H" or bridge configuration 
used in several other Plasma Display drive systems [5]. The 
manner in which this circuit provides the write-in and read-out 
control voltages is the topic of Section 5.1 (5.1.2).
From the point of view of the sustain function, it is im­
portant to note that the circuit shown in Figure 5.6 is able to 
maintain the impedance levels required of an ideal voltage genera­
tor over specified range of loads without requiring complex 
feedback circuitry. The current load which this type of genera­
tor experiences when providing the sustain waveform (all elements 
in the "1" state) is shown in Figure 5.7. Figure 5.8 shows the 
discharge current contributed by one element.
Figure 5.9 shows an N x N portion of the array being driven 
by 2N sustain generators; this is the standard configuration 
used in the PDM I experiments. When the sustain waveform of 
Figure 5.4 is applied to an array on which an information pattern 
is stored, the state of each of the elements is not visually 
observable with the human eye because the discharge frequency 
ratio between the states is 1:1, i.e., the element states appear 
to have equal brightness. If, however, the sustain waveform 
takes the form shown in Figure 5.10, the visual pattern corres­
ponding to the stored information states becomes visible. This 
mode is often used when a visual check of the stored information
is desired.
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Generator 
Current Is(t)
N elements 0 
(all elements 
in State 1)
Notes; Ig(+) = N • ¡s(t) + Noiw(t) + Ni iw(t)
where is(t) is the effective capacitive 
current component of a single element and 
lw(t) Is the discharge current component of 
a single element (shaded area).
N is the total number of elements being driven 
by the generator.
N0 is the number of elements In State 0 
Ni Is the number of elements In State 1 
N = Ni + No •
Figure 5.7
Generator Current Load
Generator
Current
I©(t)
N = 10 
N0 = 9 
Ni = 1
n i  ____________________A ^
Notes; I G(t) = N* is(t) + N0iw(t) + Niiw(t) Typical Current Values ;
where is(t) is capacitive charging Single Element
component of a single element |iS(t)|max =-005 mA
and iw(t) is the discharge current |iw(t)Lax< a lm A
component of a single element
(shaded area). CP-373
Figure 5.8
Single Element Discharge Current
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x-Voltage 
Selector
y -Voltage 
Selector
Figure 5.9
PDM I Line Generator Scheme
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Figure 5.10
PDM I Sustain Voltage Waveform
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5.1.2 Write-In and Read-Out Control Voltage Waveforms
In the PDM I system read-in operations are accomplished with 
coincidentally applied control voltages similar to those shown in 
Figure 5.11. The waveform voltage characteristics are selected 
through the use of charge transfer curves for the particular array 
being used. For the waveform of Figure 5.11, the values of the 
control voltages being used are given in Figure 5.12; Figure 5.13 
gives the range over which the control voltage pulse width can 
vary for successful write-in when the system is operating with 
the prescribed sustain waveform. Note that the use of pulse ampli­
tude modulation can also be used for write-in control voltages.
The coincident selection of an element in the array is accom­
plished by providing the appropriate logic command to 1 of N 
drivers in both X and Y. The PDM I memory system requires a clear/ 
set operation for input. For example, if the input register con­
tains a zero, the input is accomplished by applying the waveform 
shown in Figure 5.14; if the register contains a one, the input 
waveform is shown in Figure 5.15, i.e„, the information in the 
input register merely determines which waveform is applied to the 
element during the interval. In the hardware realization, this is 
accomplished by inhibiting or not inhibiting the second event of 
the input interval.
The control interval /\T^  of the PDM I system, operating in
the mode described above, is equal to 10 microseconds. As a result,
Selective Sustain [State l] 
Control Pulse [l-^O] \
----------Wall Voltage-State 0
----------Wall Voltage - State 1
----------  Sustain Voltage
Figure 5,11
PDM I Control Voltage Waveforms
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----------Wall Voltage-State 0
----------Wall Voltage-State 1
---------- Sustain Voltage
Note- Vl + Vh = 2VS where Vs(mjn) < Vs < Vs(max)
PDM I  System: VH = 190 Volts 
VL = 90 Volts 
rc = 2 fisec 
v; =250  Volts
Figure 5.12
PDM I Control Voltage Waveforms
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1.0-
0 . 5 -
N = 6 4
VH = 190 vo lts  
V L = 9 0  vo lts  
Sustain
Pulse W id th  = 7/j,sec
o 0 7
Contro l Pulse Width (/¿sec)
8
Figure 5.13 
Pulse Width Control
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Operation: Input a 1 in Element x,y
Step I ; Reset Element x,y to 0 
Step H : Set Element x,y to 1
V L + V H = 2 V S
where V s (mjn) < V s < V s (max)
Figure 5.14
Control. Waveform - Input "l"
Notes: PDM I Write-in Sequence
Operation: Input a 0 in Element x,y
Step I : Reset Element x, y to 0 
StepH: Inhibit the y-component of the 
"Set to l" control signal
V L + V H = 2 V S
where V s(m in )< Vs < Vs(max)
Figure 5.15
Control Waveform - Input "0?!
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the instantaneous serial input rate is 10  ^ bits/second, and the 
maximum parallel rate is N x 10^ bits/second, where N is the size 
of the parallel input register, Derating these values to average 
values depends upon the maximum values of and which are 
allowed for the array under consideration, see Section 4.1. Maxi­
mum values of T. and t for PDM I/Digivue array are of the order 
of 400 microseconds. This corresponds to a derating value of 10%. 
With values of 7 and j equal to 400 microseconds, 40 successive 
input and interrogate operations have been applied to an element 
without disturbing the wall charge configuration of neighboring 
elements. It is possible, on the PDM I array, to reduce the con­
trol interval to 4 microseconds; this provides an input data rate 
of 2.5 x 10^ bits/second. Investigations are currently underway 
to reduce both the control interval and the minimum sustain 
frequency.
At present, there are several read-out schemes under consid­
eration on the PDM I system. Read-out schemes which utilize dis­
charge light output for detection depend on an interrogation signal 
that can be applied in a coincident manner to the selected element. 
Figure 5.16 illustrates an interrogation signal used in an optical 
output scheme on the PDM I system. This interrogation waveform is 
identical to one segment of the sustain waveform; the half-select 
components of this signal do not disturb unselected or half-selected 
element states even under repeated interrogation. The serial output
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x and y Components
AT0 = 20 fjLsec ----------  Sustain Voltage
Light 
Output 
State 0
Light 
Output 
State 1
Read-out
Logic
Gate
A  A
Light Output Only from 
Selected Element (x,y)
A A A A.
H AT0 —H
C P -36 2
Figure 5ol6
PDM I Interrogation Voltage Waveform
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data rate for this scheme is determined by the interrogate inter­
val ATq; output data rates as high as 10  ^bits/second have been 
achieved on the PDM I system.
5.1.3 A Read-Out System Configuration
The first successful read-out system on the PDM I involved 
the use of the fiber optic/photomultiplier configuration shown in 
Figure 5.17. The photomultiplier output is gated on during a read­
out interval ATq thus inputting the state of the selected element 
into the output register. Figure 5.18 shows the outputs of the 
photomultiplier, the amplifier, and the logic block during the 
interrogation of an element in both the one and zero states. Various 
other types of optical wave-guides and optical detectors are being 
considered for large-array read-out.
5.2 Experimental Read-Out Schemes
Read-out techniques requiring detection of single discharge 
currents have not been successful to date. As previously indicated, 
the signal to noise ratio during the read-out interval makes simple 
current detection virtually impossible. Noise cancelling by using 
bridge circuits or other similar mechanisms reduce the noise level 
but these schemes require sophisticated and expensive circuitry. Some 
degree of development effort will, however, continue in this area.
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NXN Array of 
Plasma Display Elements
Figure 5»17
A PDM I Read-Out System Configuration
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Interrogation of an Element in State 0
a) Interrogation voltage 280V/cm
b) Photomultiplier output 20 mv/cm
c) Output logic element 5V/cm
time scale - 5 |j,sec/dm
Interrogation of an Element in State 1
a) Interrogation voltage 280 V/cm
b) Photomultiplier output 20 mv/cm
c) Output logic element 5V/cm
time scale - 5 p,sec/dm
Figure 5.18
Read-Out System Response
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An important area of experimentation, which uses the PDM I system, 
is the evaluation of proposed parallel optical read-out schemes. 
Basically, these schemes depend upon the ability of row or column 
detectors to observe simultaneous activity in a multiplicity of ele­
ments without experiencing optical cross talk. Recent advances in 
thin film optical detectors and fiber optic fabrication may provide 
the means for developing hardware realizations of these types of 
read-out schemes.
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CHAPTER 6.
Some Conceptual Plasma Display Memory System Designs
The results of various phases of Plasma Display device research, since 
its invention, have led to the conceptual design of a number of Plasma Dis­
play memory system configurations. The thesis research, in particular, has 
contributed several new system concepts and has provided experimental results 
which will aid in the hardware realization of some of the earlier concepts. 
The purpose of this chapter is to describe four specific system concepts 
which may provide economically desirable solutions to existing computer 
system design problems.
6.1 A Random Access Computer Memory
Random access computer memories are often formed by arranging a 
stack of element arrays or planes such that the planes correspond to 
the bit positions of a word. Arrays of Plasma Display elements can 
also be arranged in this manner to form a memory stack. Figure 6.1 
illustrates an array of elements with optical output and the associated 
sustain and control circuitry described in Chapter 5 . Unit arrays of 
this type can be used to form the bit planes of a memory stack as 
shown in Figure 6.2. In this configuration optical isolation is main­
tained between the planes of the stack by means of opaque spacers.
To input or write a word of information into the memory, all bits
of the selected word location (X = x and Y = y ) are cleared to the "0"N n m
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x -  Coordinate 
Line Drivers
y -C o o rd in a te  
Line Drivers
x0 x i  x 2
S B B
/
bm Plane Optical 
Output Detector
O utput
bm Plane 
In h ib i t  Driver
Vertical-to-Transverse 
O ptica l Guide
Figure 6ol 
A RAM Unit Array
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x- Coordinate 
Line Drivers
Figure 6.2
A RAM System Configuration
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state; then the "set to 1" command is inhibited on those bit planes 
which correspond to the "0" bits of the input word. At this point the 
information has been written into the memory. During a read-out inter­
val AT , an interrogation signal is applied simultaneously to the o
selected word location (X = and Y = y^) on all planes; the response 
of the optical detectors of each bit plane is converted into a digital 
signal level and placed into the output register, see Figure 6.2.
The results of the PDM I feasibility experiments, described in
Chapter 5, indicate that a random access Plasma Display memory of the
type shown in Figure 6.2 could be designed to have the following system
specifications: a 2 microsecond access time, a 4 microsecond cycle
time, a sustain power consumption of 50 microwatts/bit, and a volume 
4 , 3bit density of 10 bits/in.
6.2 A Display/RAM System
Computer terminals which exhibit digital display capability often 
require several thousand bits of read/write memory in order to provide 
for character generators and specialized display functions. It is 
feasible for terminals which incorporate the Plasma Display device to 
be designed such that a portion of the display surface can be used 
for the required read/write memory. The block diagram in Figure 6.3 
illustrates a system configuration in which the 107o of the display 
surface has been reserved for use as read/write memory. In this system, 
the memory operations are synchronized with the sustain and control
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Figure 6o3
A Display/RAM Configuration
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operations of the display; Figure 6.4 shows the sustain/control wave­
forms, developed at the University of Illinois, that are commonly used 
for display application. This system will lend itself to both parallel 
and serial output.
6.3 An Associative Memory
An associative memory is a memory system which can output the 
address or location of a word of information rather than the information 
itself, i.e., a search word is presented to the memory; the memory then 
outputs the addresses of all word locations which contain information 
identical to that of the search word. The optical output properties 
of Plasma Display devices have given rise to several associative memory 
system concepts. The following example will illustrate how these 
properties might be used in forming an associative memory.
Figure 6.4 shows an array of Plasma Display elements used to form 
the bit planes of an associative memory stack. Information is stored 
in this array with the following state designations: with respect to
the "normal" interrogation signal shown in Figure 6.5, interrogation 
of a logical "0" does not generate light output. Temporary, non­
destructive inversion of information stored in an element can be accom­
plished by interrogating the element with the "complement" signal shown 
in Figure 6.5
Now consider the four word (3 bits/word) memory stack shown in 
Figure 6.4; the word addresses are designated by X = and Y = y^. An
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interrogation of the memory is accomplished with the following sequence 
of events: 1) a search word is placed into the search register, Figure
6.4; 2) the "normal" interrogation signal is applied to all bit planes 
that correspond to search bits that contain a "0"; simultaneously the 
"complement" interrogation signal is applied to all bit planes which 
correspond to search bits that contain a "1". As a result, during the 
interrogation interval all word locations which contained information 
identical to the search word emit no light. All other word locations 
are characterized by light emission from at least one element in the 
column. Assuming that light transmission is confined to the word 
columns, the columns in which no light output occurred could be differen­
tiated from those in which at least one unit of light output occurred by 
means of an array of sensors as shown in Figure 6.6. These sensors 
would provide the appropriate column addresses to an output register.
The basic property being exploited in this scheme is the logical NAND 
function which results from the columnar superposition of the light 
output of the elements which comprise a word.
6.4 A Versatile Computer Terminal for Information Transfer
One of the more exciting system concepts which has evolved from 
the Plasma Display research program is that of a computer display which 
can receive, store, process, and send image information. The device 
processes which are fundamental to these operations have been shown 
feasible on prototype arrays of Plasma Display elements.
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An Associative Memory Stack 
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Interrogation (Step I )
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Figure 6o4
An Associative Memory Configuration
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"l\lormal"lnterrogation Signal 
Applied to Bit Planes
Designated by a Search
Bit Equal to 'T ,  CP-374
Figure 6o5
Associative Memory Interrogation Signals
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Figure 6o6
Associative Memory Read-Out Scheme
As an example, consider the following proposed system concept. 
Figure 6.7 illustrates a configuration in which the display surface 
can receive images from a source sheet of film via parallel optical 
input. After receiving the information, the display shifts into the 
memory read-out mode and sends the information stored on the surface 
to designated user or processor. In addition, information being sent 
from a source can be stored on the display surface for normal viewing 
or for direct transfer to hard copy using the optical output of the 
dis play.
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by Readout and Transmission of this Data
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Sensitive
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Figure 6.7
An Information Transfer Terminal
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CHAPTER 7 r 
Conclusions
7.1 Summary of Results
The research described in this thesis has contributed to three 
areas of Plasma Display technology. First, the feasibility of using 
a Plasma Display Panel as a read/write memory device was established 
through the successful development of a prototype system. Second, the 
fundamental device research associated with establishing feasibility 
provided a further understanding of the properties of the device and, 
as a result, contributed to the formation of device models which are 
presently being used to design electronic drive and sensing systems. 
Third, the results of the device research led to the conceptual design 
of several specific Plasma Display memory systems; these systems may 
provide economically desirable solutions to several existing computer 
system design problems.
A quantitative understanding of the fundamental processes which 
occur in Plasma Display elements is a necessary component of all develop­
ment of Plasma Display systems. The formation of the device model 
described in Chapter 3 has aided significantly in the development of 
optimal sustain/control systems and has provided a device characteristic 
curve (the charge transfer curve) that can be used for both device and 
circuit design. Although some of the discharge processes have been 
approximated only to the first order, the present device model is
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providing a basis for advanced study of the processes. The overall 
objective is to provide device models which can be used by both the 
producers of Plasma Display devices as well as the users of the devices 
who will be designing terminals and control circuitry around the device.
The primary goal of the thesis research program was to determine 
the feasibility of operating an array of Plasma Display elements as a 
random access, read/write memory. This goal was accomplished with the 
system described in Chapter 4. The design of fabrication of a general 
purpose memory drive system has facilitated a number of experiments 
to determine prototype device and system parameters. The PDM I system 
continues to be used for memory system development; in particular, the 
evaluation of read-out hardware configurations and experimental array 
structures.
The proposed Plasma Display memory systems described in Chapter 4 
are a natural result of the thesis research and development efforts that 
have occurred at the University of Illinois. The hardware realization 
of each of these systems depends upon additional development. These 
developments are the objective of the continuing research program at 
the University of Illinois.
The question of economic viability of the systems described in 
Chapter 6 is fundamental to the continuing development program. Cost 
information presently available is not sufficient to determine whether 
the memory systems described in Chapter 6 will be competative with 
existing techniques; however, estimated array and circuit costs indicate
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that Plasma Display RAM memory will be realizable for less than „05<zi/bit. 
In the case of the associative memory structure, or the versatile infor­
mation terminal, comparative systems do not yet exist.
Throughout the history of computers, considerable effort has been 
expended in attempting to develop economical, high speed associative 
memory systems. These efforts, however, have had very little success.
As a result, the motivation behind the development of a prototype 
Plasma Display associative memory is very strong even though estimated 
costs are not presently available.
The realization of an information transfer terminal similar to that 
described in Section 6.4 would be an extremely valuable component in 
the rapidly expanding areas of information retrieval processing. The 
impact of this level of capability is difficult to estimate.
In summary, the Plasma Display technique of information display 
and storage is becoming an important component in the realm of digital 
electronic devices. The processes which give rise to the controllable 
bistability of Plasma Display elements and element arrays can be described 
quantitatively within the framework of a useful device model. Optimal 
design of the devices and the sustain and control circuitry can now 
be accomplished with the aid of device characteristic curves. Arrays 
of Plasma Display elements can be used for form read/write memory 
systems; in addition, extensions of this technique to other types of 
memory systems, are being suggested. The economic viability of these 
systems is presently uncertain; however, available cost estimates indi­
cate that competitive systems costs can be realized.
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7.2 Suggestions for Further Research and Development
Further work on Plasma Display memory system techniques divides 
into four major classes: 1) the optimization of Plasma Display device
parameters with respect to the requirements of the particular system 
configurations being considered; 2) the development of optical sensing 
techniques and the hardware realization of optical read-out systems;
3) the investigation of the fundamental optical properties of Plasma 
Display elements as they apply to information processing functions 
performed on specialized memory systems, e»g., the associative memory; 
and 4) the fabrication and evaluation of prototype memory systems which 
evolve from the basic research»
Each of the memory systems described in Chapter 6 possess system 
characteristics which are dependent primarily upon the properties of 
the Plasma Display elements» For example, the access times and cycle 
times of these systems are direct functions of the discharge process 
time interval; to decrease access time and cycle time, an effort must 
be made to find gas mixtures and structures which exhibit inherently 
faster discharge processes but which preserve the desirable properties 
of currently available arrays» Similarly, it may be necessary to adjust 
other device parameters in order to realize operational and economic 
advantage over existing systems»
The development of satisfactory optical light guides and detectors 
is fundamental to the full-scale realization of many of the memory 
system concepts. At the present time, implementation of optical, read-out
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schemes has been accomplished through the use of cumbersome fiber 
optic configurations and large photomultiplier tubes. However, there 
exists a body of technology associated with nuclear detection experi­
ments which deals with the same light gathering tasks that exist in 
the optical read-out schemes. These devices need to be investigated 
thoroughly in order to determine their applicability to the read-out 
problem.
The use of the optical output properties of Plasma Display devices 
to realize information processing functions, should be investigated 
thoroughly, e.g„, the associative memory. This work should include 
the investigation of the possibility of using coherent radiation for 
state detection, e.g., detecting the state of a column of elements by 
observing the effects produced on a coherent beam of light passing 
through the elements. Another area of investigation might involve the 
internal movement of information partners by means of a "shift register 
mode of operation.
Finally, a necessary step in most research activities is the fabri 
cation of prototype systems which will indicate the validity of the con 
ceptual designs. This is particularly true of the systems described in 
Chapter 6 ; a hardware prototype of each of these systems should be 
evaluated at the appropriate times.
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APPENDIX
The Measurement of Charge Transfer Characteristics
Throughout the main body of the thesis, numerous references have been 
made to the charge transfer characteristics of Plasma Display devices, see 
Section 3.1 (3.1.2). These characteristics can be presented in the form of a 
curve which describes the change in wall voltage as a function of an applied 
voltage perturbation. The following is a short description of one method of 
measuring charge transfer characteristics.
The data points of a charge transfer characteristic curve can be 
obtained by using the four step process given below.
I. Set and measure a reference wall voltage V (T..) at t = Lw 1 1
II. Apply the voltage perturbation V at t = T'
III. Measure the new wall voltage V (T_) at t = T.w 2 2
IV. Record AV = V (T^) - V (T.) and plot the point as a function of 
the defined perturbation characteristic, e.g., amplitude, pulse 
width, etc.
Figure A.l illustrates a voltage waveform sequence that can be used to 
accomplish the four step process described above. The steps of the process 
are detailed belows 
STEP I,
1) The reference wall voltage V (T^) is set with the initializing 
waveform sequence shown in FYgure A.l (a); approximately 100 
cycles is used to establish equilibrium. Note that the wave­
forms shown in Figure A.l are repetative so that they can be 
displayed easily on an oscilloscope, i.e., they do not represent 
single shot sequences.
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Measurement of Charge Transfer Characteristics
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nee wall voltage V (T^) is measured by letting Vp in- 
11 discharge activity is first detected, i.e., the firing
2) The referenct 
crease unti
voltage has been reached. The detection of this discharge activity 
is usually accomplished by means of an optical pickup-photomulti­
plier scheme as shown in Figure A.3» The value of Vp at which 
activity is first detected is labeled Vp£re^; V^(T^; is related to
p(ref)V in the manner shown below:
V V v v ■ Va ' Vp(ref)
when V = 0
See Figure A.l (b).
STEP II.
Figure A.l (c) illustrates the injection of a voltage perturbation 
V ; a defining characteristic of this perturbation becomes the inde­
pendent variable of the function being measured.
STEP III.
With a given voltage perturbation present, the wall voltage is 
again measured at t = T by increasing Vp until discharge activity 
is detected. The value of V at this point is labeled V0/T\* 
this case  ^ ^
V V  ■V - Va p (t)
Note that V defines a firing voltage which in most cases is assumed 
to be invariant in steps I and III, see Petty [8].
STEP IV.
Using the results of Steps I and III, AVw is calculated using the 
expression given below:
AV = V (T ) - V (TJ = V - V , . - V + V , ..w wv 2 wv V  a p(t) CC p(ref)
or AV = V , - V t Nw p(ref) p(T)
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At this point the value of AVw is plotted vs. the varying para­
meter of VT . The sequence is repeated for all values of VT (i.e., the 
defined characteristic parameter) and the plotted points form a curve 
similar to that shown in Figure A.2.
The voltage waveform sequences shown in Figure A.l can be generated 
using the "H or bridge" generator configurations discussed in reference [5]. 
Figure A.3 shows a block diagram of a charge transfer characteristic measure­
ment system.
Similar procedures can be used to obtain composite charge transfer 
characteristics by gathering the discharge light output from the group of 
elements being considered and guiding it into the single detector. An 
example of a composite curve is given in Figure A.4.
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Notes : For a Typical Digivue Panel
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C h a ra c te r is t ic  P e r tu rb a t io n  V o lta g e  P aram eter, 
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Figure A.4
A Composite Charge Transfer Curve
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A p p l ie d  R e se a rc h  L a b o ra to r y  
A t t n :  Documents L ib r a r i a n
40 S y lv a n  Road 
W altham , Mass 02154
Commanding O f f i c e r  
Army M a t e r ia l s  & M e ch a n ic s  
R e se a rch  C e n te r  
A t t n :  D r H. P r i e s t
W ate rtow n  A r s e n a l 
W a te rto w n , M ass 02172
MIT L in c o ln  L a b o ra to r y  
A t tn :  L ib r a r y  A -082
PO Box 73
L e x in g to n ,  Mass 02173
Commanding O f f i c e r  
O f f i c e  o f  N a v a l R e se a rch  
B ra n ch  O f f i c e  
495 Summer S t r e e t  
B o s to n , Mass 02210
Commanding O f f i c e r  (Code 2064)
U .S . N a v a l U nd e rw a te r Sound L a b o ra to r y
F o r t  T ru m b u ll
New Lo nd on , Conn 06320
Dept o f  Eng & A p p l ie d  S c ie n c e
Y a le  U n iv e r s i t y
New H aven , Conn 06520
April 1,1370
Commanding G e n e ra l
U .S . Army E l e c t r o n ic s  Command
A t tn :  AM SEL-CT-A
F o r t  Monm outh, New J e r s e y  07703
Commanding G e n e ra l
U .S . Army E l e c t r o n ic s  Command
A t tn :  AMSEL-CT-D
F o r t  Monm outh, New J e r s e y  07703
Commanding G e n e ra l
U .S .  Army E l e c t r o n ic s  Command
A t tn :  AM SEL-CT -I
F o r t  Monm outh, New J e r s e y  07703
Commanding G e n e ra l 
U .S . Army E le c t r o n ic s  Command 
A t t n :  AM SEL-CT -L (D r W .S. M cA fee)
F o r t  Monm outh, New J e r s e y  07703
Commanding G e n e ra l
U .S . Army E le c t r o n ic s  Command
A t tn :  AM SEL-CT -0
F o r t  Monm buth/• New J e r s e y  07703
Commanding G e n e ra l
U .S . Army E le c t r o n ic s  Command
A t t n :  AMSEL-CT-R
F o r t  Monm outh, New J e r s e y  07703
Commanding G e n e ra l 
U .S . Army E le c t r o n ic s  Command 
F o r t  Monm outh, New J e r s e y  0 7 7 0 3 “ 
A t tn :  AM SEL-CT-S
Commanding G e n e ra l
U .S . Army E l e c t r o n ic s  Command
A t tn :  AMSEL-GG-DD
F o r t  Monmouth, New J e r s e y  07703
Commanding G e n e ra l
U .S . Army E le c t r o n ic s  Command
A t tn :  AMSEL-DL
F o r t  Monm outh, New J e r s e y  07703
Commanding G e n e ra l
U .S . Army E le c t r o n ic s  Command
A t tn :  AMSEL-KL-D
F o r t  Monmouth, New J e r s e y  07703
Commanding G e n e ra l
U .S . Army E le c t r o n ic s  Command
A t tn :  AMSEL-K L -E
F o r t  Monm outh, New J e r s e y  07703
Commanding G e n e ra l
U .S . Army E l e c t r o n ic s  Command
A t tn :  AM SEL-KL- I
F o r t  Monm outh, New J e r s e y  07703
Commanding G e n e ra l
U .S . Army E le c t r o n ic s  Command
A t tn :  AMSEL-KL-SM
F o r t  Monm outh, New J e r s e y  07703
Commanding G e n e ra l
U .S . Array E le c t r o n ic s  Command
A t tn :  AM SEL-KL-S
F o r t  Monm outh, New J e r s e y  07703
Commanding G e n e ra l
U .S . Army E le c t r o n ic s  Command
A t tn :  AM SEL-KL-T
F o r t  Monm outh, New J e r s e y  07703
Commanding G e n e ra l
U .S . Army E le c t r o n ic s  Command
A t tn :  AMSEL-N L -A
F o r t  Monm outh, New J e r s e y  07703
Commanding G e n e ra l
U .S . Army E le c t r o n ic s  Command
A t tn :  AMSEL-NL-C
F o r t  Monm outh, New J e r s e y  07703
Commanding G en e ra l 
U .S . Army E le c t r o n ic s  Command 
A t t n :  AMSEL-NL-D  (D r H . B e n n e tt)
F o r t  Monm outh, New J e r s e y  07703
Commanding G e n e ra l
U .S , Array E le c t r o n ic s  Command
A t t n :  AM SEL-NL-P
F o r t  Monm outh, New J e r s e y  07703
Commanding G e n e ra l
U .S . Army E le c t r o n ic s  Command
A t tn :  AMSEL-SC
F o r t  Monmouth , New J e r s e y  07703
Commanding G e n e ra l
U .S , Army E le c t r o n ic s  Command
A t t n :  AM SEL-VL-D
F o r t  Monm outh, New J e r s e y  07703
Commanding G e n e ra l
U .S . Army E le c t r o n ic s  Command
A t t n :  AMSEL-V L -F
F o r t  Monm outh, New J e r s e y  07703
Commanding G e n e ra l
U .S . Army E le c t r o n ic s  Command
A t tn :  AMSEL-WL-D
F o r t  Monm outh, New J e r s e y  07703
Commanding G e n e ra l
U .S . Array E le c t r o n ic s  Command
A t tn :  AMSEL-XL-DT
F o r t  Monm outh, New J e r s e y  07703
Commanding G e n e ra l
U .S . Army E le c t r o n ic s  Command
A t tn :  AMSEL-XL -D
F o r t  Monm outh, New J e r s e y  07703
M r Norman J .  F i e l d ,  AMSEL-RD-S 
C h ie f ,  O f f i c e  o f  S c ie n c e  & T e ch n o lo g y  
R e se a rc h  and D eve lopm en t D ir e c t o r a t e  
U .S . Army E le c t r o n ic s  Command 
F o r t  Monm outh, New J e r s e y  07703
P r o j e c t  M anager
Common P o s i t i o n in g  & N a v ig a t io n  System s 
A t tn :  H a ro ld  H. B ah r (AMCPM-NS-TM),
B u i ld in g  439
U .S . Army E le c t r o n ic s  Command 
F o r t  Monm outh, New J e r s e y  07703
U .S . Army M u n it io n s  Command 
A t t n :  S c ie n c e  & T e ch n o lo g y
I n fo  B r . , B ld g  59 
P ic a t in n y  A r s e n a l ,  SMUPA-RT-S 
D o v e r , New J e r s e y  07801
Eu rop ean  O f f i c e  o f  A e ro sp a ce  R e se a rch  
APO New Y o rk  09667
D i r e c t o r
C o lu m b ia  R a d ia t io n  L a b o ra to r y  
C o lu m b ia  U n iv e r s i t y  
538 W est 1 20 th  ST 
New Y o rk ,  N. Y . 10027
D r Joh n  R . R a g a z z in i,  Dean 
S c h o o l o f  E n g in e e r in g  & S c ie n c e  
New Y o rk  U n iv e r s i t y  
U n iv e r s i t y  H e ig h ts  
B ro n x , New Y o rk  10453
Mr Je rom e F o x , R e se a rch  C o o rd in a to r  
P o ly t e c h n ic  I n s t i t u t e  o f  B ro o k ly n  
333 Ja y  S t .
B ro o k ly n ,  New Y o rk  11201
A i r b o r n  In s t ru m e n ts  L a b o ra to r y  
D e e rp a rk , New Y o rk  11729
D r W. R . L e p a g e , C ha irm an  
S y ra cu s e  U n iv e r s i t y  
D ep t o f  E l e c t r i c a l  E n g in e e r in g  
S y ra c u s e ,  New Y o rk  13210
Rome A i r  D eve lopm en t C e n te r  
A t tn :  Docum ents L ib r a r y  (EMTLD)
G r i f f i s s  A i r  F o rc e  B a se , New Y o rk  13440
M r H. E . Webb (EMBIS)
Rome A i r  D eve lopm en t C e n te r
G r i f f i s s  A i r  F o rc e  B a se , New Y o rk  13440
P r o f e s s o r  James A . Cadzow 
D epartm en t o f  E l e c t r i c a l  E n g in e e r in g  
S t a t e  U n iv e r s i t y  o f  New  Y o rk  a t  B u f f a lo  
B u f f a lo ,  New Y o rk  14214
Dr A . G. Jo rd a n
Head o f  Dept o f  E le c  E n g in e e r in g  
C a r n e g ie - M e l lo n  U n iv e r s i t y  
P i t t s b u r g h ,  Penn 15213
H unt L ib r a r y
C a r n e g ie -M e l lo n  U n iv e r s i t y  
S c h e n le y  P a rk  
P i t t s b u r g h ,  Penn 15213
L e h ig h  U n iv e r s i t y
D ep t o f  E l e c t r i c a l  E n g in e e r in g
B e th e le h e m , Penn 18015
Commander (ADL)
N a v a l A i r  D eve lopm ent C e n te r  
A t tn :  NADC L ib r a r y
J o h n s v i l l e ,  W a rm in s te r , Pa 18974
T e c h n ic a l  D i r e c t o r  (SM UFA -A2000-107-1) 
F ra n k fo r d  A r s e n a l 
P h i l a d e lp h ia ,  Penn 19137
M r M. Zane T h o rn to n , C h ie f ,  N e tw ork  
E n g in e e r in g ,  C om m un ica tion s  and 
O p e ra t io n s  B ra n ch , L i s t e r  H i l l  
N a t io n a l  C e n te r /  B io m e d ic a l C om m un ica tion s 
8600 R o c k v i l l e  P ik e  
B e th e sd a , M a ry la n d  20014
U .S . P o s t  O f f i c e  Dept
L ib r a r y  -  Room 6012
1 2 th  6c P e n n s y lv a n ia  A v e . N.W.
W a sh in g to n , D .C . 20260
T e c h n ic a l  L ib r a r y
DDR6cE
Room 3C -122 , The Pen tagon  
W a sh in g to n , D .C . 20301
D i r e c t o r  f o r  M a t e r ia l s  S c ie n c e s  
Advanced  R e se a rch  P r o je c t s  Agency 
Departm en t o f  D e fen se  
W ash in g to n , D .C . 20301
A s s t  D i r e c t o r  (R e sea rch )
Rm 3C128 , The Pen tagon  
O f f i c e  o f  th e  Sec o f  D e fen se  
W a sh in g to n , D .C . 20301
C h ie f ,  R 6c D D i v i s io n  (340)
D e fen se  C om m un ica tion s  Agency 
W a sh in g to n , D .C . 20305
Distribution L is t  Ccont’d.]
Commanding G e n e ra l 
U .S . Army M a t e r ie l  Command 
A t t n :  AMCRD-TP
W ash in g to n , D .C . 20315
D i r e c t o r ,  U .S . Army M a t e r ia l  
C o n cep ts  Agency 
W a sh in g to n , D .C . 20315
Hq USAF (AFRDD)
The Pen tagon  
W ash in g to n , D .C . 20330
Hq USAF (AFRDDG)
The Pen tagon  
W ash in g to n , D .C . 20330
Hq USAF (AFRDSD)
The P en tagon  
W ash in g to n , D .C . 20330
AFSC (SCTSE)
Andrew s A i r  F o rc e  B a se , M a ry la n d  20331
D r I .  R. M irm an 
Hq AFSC (SGGP)
Andrews A FB , M a ry la n d  20331
N a v a l S h ip  System s Command 
S h ip  031
W a sh in g to n , D .C . 20360
N a v a l S h ip  System s Command 
S h ip  035
W a sh in g to n , D .C . 20360 
Commander
U .S , N a v a l S e c u r i t y  G roup Command 
A t t n :  G43
3801 N eb ra ska  Avenue 
W a sh in g to n , D .C . 20390
D i r e c t o r
N a v a l R e se a rch  L a b o ra to r y
W a sh in g to n , D .C . 20390
A t t n :  D r A . B r o d iz in s k y ,  Sup . E le c  D iv
D i r e c t o r
N a v a l R e se a rch  L a b o ra to r y
W a sh in g to n , D .C . 20390
A t t n :  M aury  C e n te r  L ib r a r y  (Code 8050)
D i r e c t o r
N a v a l R e se a rch  L a b o ra to r y  
W ash in g to n , D .C . 20390 
A t tn :  D r W .C. H a l l ,  Code 7000
D ir e c t o r
N a v a l R e se a rch  L a b o ra to r y  
A t tn :  L ib r a r y ,  Code 2029 (ONRL)
W ash in g to n , D .C . 20390
D r G. M. R. W in k le r  
D i r e c t o r ,  T im e S e r v ic e  D iv i s io n  
U, S. N a v a l O b s e rv a to ry  
W ash in g to n , D .C . 20390
C o lo n e l  E .P .  G a in e s ,  J r  
ACDA/F0
1901 P e n n s y lv a n ia  A ve . N.W,
W a sh in g to n , D .C . 20451
Commanding O f f i c e r
H a rr y  Diamond L a b o r a t o r ie s
A t t n :  M r B e r th o ld  A ltm a n  (AMXD0-TI)
C o n n e c t ic u t t  Ave & Van Ness S t . ,  N.W.
W ash in g to n , D .C . 20438
C e n t r a l  I n t e l l i g e n c e  Agency  
A t tn :  CRS/ADD P u b l i c a t io n s
W ash in g to n , D .C . 20505
D r H. H a r r is o n ,  Code RRE 
C h ie f ,  E le c t r o p h y s ic s  B ran ch  
N a t io n a l  A e r o n a u t ic s  & Space Adm in 
W ash in g to n , D .C . 20546
The Joh n  H o p k in s  U n iv e r s i t y  
A p p l ie d  P h y s ic s  L a b o ra to r y  
A t tn :  Document L ib r a r i a n
8621 G e o rg ia  Avenue 
S i l v e r  S p r in g ,  M a ry la n d  20910
T e c h n ic a l  D i r e c t o r  
U .S . Army L im it e d  War L a b o ra to r y  
A b e rde en  P ro v in g  Ground 
A b e rd e en , M a ry la n d  21005
Commanding O f f i c e r  (AMXRD-BAT)
US Army B a l l i s t i c ^  R e se a rch  L a b o ra to r y  
A b e rdeen  P ro v in g  Ground 
A b e rd e en , M a ry la n d  21005
E le c t r o m a g n e t ic  C o m p a t ib i l i t y  
A n a ly s is  C e n te r  (ECAC)
A t tn :  ACOAT
N o rth  S e ve rn
A n n a p o l is ,  M a ry la n d  21402 
Commanding O f f i c e r
U .S . Army E n g in e e r  T o p o g ra p h ic  L a b o r a t o r ie s
A t t n :  STINFLO C e n te r
F o r t  B e l v o i r ,  V i r g i n i a  22060
U .S . Army M o b i l i t y  Equ ipm ent R e se a rch  
and D eve lopm ent C e n te r ,  B ld g  315 
A t t n :  T e c h n ic a l  Document C e n te r
F o r t  B e l v o i r ,  V i r g i n i a  22060
D i r e c t o r  (NV-D)
N ig h t  V is io n  L a b o r a t o r y ,  USAEC0M 
F o r t  B e l v o i r ,  V i r g i n i a  22060
D r A l v i n  D. S c h n i t z le r  
I n s t i t u t e  f o r  D e fen se  A n a ly s e s  
S c ie n c e  and T e ch n o lo g y  D i v i s io n  
400 A rm y-Navy  D r iv e  
A r l i n g t o n ,  V i r g i n i a  22202
D i r e c t o r
P h y s ic a l  & E n g in e e r in g  S c ie n c e s  D i v i s io n  
3045 C o lu m b ia  P ik e  
A r l i n g t o n ,  Va 22204
Commanding G e n e ra l 
U .S . Army S e c u r i t y  Agency  
A t tn :  IARD-T
A r l i n g t o n  H a l l  S t a t io n  
A r l i n g t o n ,  V i r g i n i a  22212
Commanding G e n e ra l 
USACDC I n s t i t u t e  o f  Land  Combat 
A t tn :  T e c h n ic a l  L ib r a r y ,  Rm 636
2461 E ise n h o w e r Avenue 
A le x a n d r ia ,  V i r g i n i a  22314
VELA S e is m o lo g ic a l  C e n te r  
300 N o r th  W ash in g to n  S t 
A le x a n d r ia ,  V i r g i n i a  22314
U .S . N a v a l Weapons L a b o ra to r y  
D a h lg re n , V i r g i n i a  22448
R e se a rc h  L a b o r a t o r ie s  f o r  th e  Eng 
S c ie n c e s ,  S c h o o l o f  E n g in e e r in g  &
A p p l ie d  S c ie n c e  
U n iv e r s i t y  o f  V i r g i n i a  
C h a r lo t t e s v i l l e ,  Va 22903
D r Herman R o b l
Deputy C h ie f  S c ie n t i s t
U .S . Army R e se a rch  O f f i c e  (Durham)
Box CM, Duke S t a t io n  
Durham , N o r th  C a r o l in a  27706
R ocha rd  0 . U ls h  (CRDARD-IP)
U .S . Army R e se a rch  O f f i c e  (Durham)
Box CM, Duke S t a t io n  
Durham , N o r th
R ic h a rd  0 . U ls h  (CRDARD-IP)
U .S . Army R e se a rch  O f f i c e  (Durham)
Box CM, Duke S t a t io n  
Durham , N o r th  C a r o l in a  27706
ADTC (ADBPS-12)
E g l in  A FB , F lo r id a  32542
Commanding O f f i c e r
N a v a l T r a in in g  D e v ic e  C e n te r
O r la n d o , F l o r id a  32813
T e c h n ic a l  L ib r a r y ,  AFETR 
(ETV,M U-135)
P a t r i c k  AFB , F lo r id a  32925
Commanding G e n e ra l 
U .S . Army M i s s i l e  Command 
A t tn :  AMSMI-RR
R ed s to ne  A r s e n a l ,  A labam a 35809
R ed sto ne  S c i e n t i f i c  I n fo rm a t io n  C e n te r  
A t t n :  C h ie f ,  Document S e c t io n
U .S . Army M i s s i l e  Command 
R ed sto ne  A r s e n a l ,  A labam a 35809
AUL3T-9663
M a xw e ll A FB , A labam a 36112
Hq AEDC (AETS)
A t tn :  L ib ra ry /D o c u m e n ts
A rn o ld  A F S , Tenne ssee  37389
Case  I n s t i t u t e  o f  T e ch n o lo g y  
E n g in e e r in g  D iv i s io n  
U n iv e r s i t y  C i r c l e  
C le v e la n d ,  O h io  44106
NASA L e w is  R e se a rch  C e n te r  
A t tn :  L ib r a r y
21000 B ro o k p a rk  Road 
C le v e la n d ,  O h io  44135
D ir e c t o r
A i r  F o rc e  A v io n ic s  L a b o ra to r y  
W r ig h t - P a t t e r s o n  A FB , O h io  45433
AFAL (AVTA) R .D . L a rs o n  
W r ig h t - P a t t e r s o n  A FB , O h io  45433
AFAL (AVT) D r H .V . N o b le , C h ie f  
E le c t r o n ic s  T e ch n o lo g y  D i v i s io n  
A i r  F o rc e  A v io n ic s  L a b o ra to r y  
W r ig h t - P a t t e r s o n  A FB , O h io  45433
Dr R o b e r t  E . Fon tan a  
H ead, Dept o f  E le c  E n g in e e r in g  
A i r  F o rc e  I n s t i t u t e  o f  T e ch n o lo g y  
W r ig h t P a t t e r s o n  A FB , O h io  45433
D ep t o f  E l e c t r i c a l  E n g in e e r in g  
C l ip p in g e r  L a b o ra to r y  
O h io  U n iv e r s i t y  
A th e n s ,  O h io  45701
Commanding O f f i c e r  
N a v a l A v io n ic s  F a c i l i t y  
I n d ia n a p o l is ,  I n d ia n a  46241
D r Jo h n  D. H an co ck , Head 
S c h o o l o f  E l e c t r i c a l  E n g in e e r in g  
Pu rd ue  U n iv e r s i t y  
L a f a y e t t e ,  Ind  47907
P r o f e s s o r  Jo sep h  E . Rowe 
C h a irm an ,
D ep t o f  E le c  E n g in e e r in g  
The U n iv e r s i t y  o f  M ic h ig a n  
Ann A r b o r ,  M ic h ig a n  48104
D r G. J .  M u rphy 
The T e c h n o lo g ic a l  I n s t i t u t e  
N o r th w e s te rn  U n iv e r s i t y  
E v a n s to n , 111 60201
Commanding O f f i c e r  
O f f i c e  o f  N a v a l R e se a rch  
B ra n ch  O f f i c e  
219 S o u th  D ea rb o rn  S t 
C h ic a g o , I l l i n o i s  60604
I l l i n o i s  I n s t i t u t e  o f  T e ch n o lo g y  
D ep t o f  E l e c t r i c a l  E n g in e e r in g  
C h ic a g o ,  I l l i n o i s  60616
D eputy  f o r  R e s . and Eng (AMSE-DRE)
U .S . Army Weapons Command
R ock  I s la n d  A r s e n a l
R ock  I s la n d ,  I l l i n o i s  61201
Commandant
U .S . Army Command & G e n e ra l 
S t a f f  C o l le g e
A t tn :  A c q u i s i t io n s ,  L ib r a r y  D i v i s io n
F o r t  L e a v e n w o r th , K ansas 66027
D ep t o f  E l e c t r i c a l  E n g in e e r in g  
R ic e  U n iv e r s i t y  
H o u s to n , T exas 77001
HQ AMD (AMR)
B ro o k s  A FB , T exa s  78235
USAFSAM (SMKOR)
B ro o k s  A FB , T exa s  78235
Mr B . R . L o ck e
T e c h n ic a l  A d v is e r ,  R eq u ire m en ts
USAF S e c u r i t y  S e r v ic e
K e l l y  A i r  F o rc e  B a se , T exas 78241
D i r e c t o r
E le c t r o n ic s  R e se a rch  C e n te r  
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1 3 .  A B S T R A C T
In 1966 at the University of Illinois, Professors D. L. Bitzer and H. Gr, Slottow 
announced the invention of a flat, multi-cell, gas discharge display with inherent 
memory» The device, called the Plasma Display Panel, is a high density matrix of 
bistable, light emitting gas discharge elements with the capability of being ran­
domly written or erased. Although the principal application of the Plasma Display 
technique is the visual display of digital information, considerable interest is 
developing in the application of the technique to several types of general computer 
and computer terminal memory systems. The object of the research and development 
described in this thesis was to determine the feasibility of using the Plasma Display 
technique in read/write memory system applications.
Bitzer ans Slottow, the Directors of the University of Illinois Plasma Display 
Program and the device inventors, conceived the original ideas of data write-in and 
read-out which form the fundamental basis of the Plasma Display memory system concepts 
However, the steps necessary to progress from these basic concepts to the determination 
of memory system feasibility involved a significant amount of original device 
research and required the solution of a number of important development problems. 
Several of these development problems were related to realization of economically 
desirable matrix drive system.
The research described in this thesis has contributed to three areas of Plasma 
Display technology. First, the feasibility of using a Plasma Display panel as a 
read/write memory device was established through the successful development of a 
prototype system. Second, the fundamental device research associated with estab- 
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models which are presently being used to design electronic drive and sensing systems. 
Third, the results of the device research led to the conceptual design of several 
specific Plasma Display memory systems; these systems may provide economically 
desirable solutions to several existing computer system design problems.
